ATSAM3S4AA-MU Atmel, ATSAM3S4AA-MU Datasheet - Page 630

• Manufacturer Part Number: ATSAM3S4AA-MU
• Description: IC MCU 32BIT 256KB FLASH 48QFN
• Manufacturer: Atmel
• Series: SAM3Sr

Specifications of ATSAM3S4AA-MU

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 64MHz
• Connectivity: I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 1.62 V ~ 1.95 V
• Data Converters: A/D 8x10/12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
• Processor Series: ATSAM3x
• Core: ARM Cortex M3
• 3rd Party Development Tools: JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: ATSAM3S-EK
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

Figure 31-20. TWI Read Operation with Multiple Data Bytes with or without Internal Address
630
SAM3S Preliminary
No
Read Receive Holding register (TWI_RHR)
Read Receive Holding register (TWI_RHR)
(CLDIV, CHDIV, CKDIV) in TWI_CWGR
- Internal address size (if IADR used)
Set the Master Mode register:
TWI_CR = MSEN + SVDIS
Read ==> bit MREAD = 1
Internal address size = 0?
Set the Control register:
- Device slave address
- Transfer direction bit
Read Status register
Read Status register
Read status register
(Needed only once)
TWI_CR = START
Last data to read
TWI_CR = STOP
Yes
Start the transfer
Stop the transfer
- Master enable
TXCOMP = 1?
Set TWI clock
RXRDY = 1?
Yes
Yes
Yes
RXRDY = 1?
Yes
but one?
BEGIN
END
No
No
No
Set the internal address
TWI_IADR = address
6500C–ATARM–8-Feb-11