MT48H8M32LFB5-10 Micron Technology Inc, MT48H8M32LFB5-10 Datasheet - Page 55

IC SDRAM 256MBIT 100MHZ 90VFBGA

MT48H8M32LFB5-10

Manufacturer Part Number
MT48H8M32LFB5-10
Description
IC SDRAM 256MBIT 100MHZ 90VFBGA
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT48H8M32LFB5-10

Format - Memory
RAM
Memory Type
Mobile SDRAM
Memory Size
256M (8Mx32)
Speed
100MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.95 V
Operating Temperature
0°C ~ 70°C
Package / Case
90-VFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT48H8M32LFB5-10
Manufacturer:
MICRON
Quantity:
10 000
Part Number:
MT48H8M32LFB5-10
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H8M32LFB5-10 IT
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H8M32LFB5-10 IT TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H8M32LFB5-10 TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H8M32LFB5-10IT
Manufacturer:
MICRON
Quantity:
20 000
PDF: 09005aef80d460f2/Source: 09005aef80cd8d41
256Mb SDRAM x32_2.fm - Rev. G 6/05
20. CLK must be toggled a minimum of two times during this period.
21. Based on
22. V
23. The clock frequency must remain constant (stable clock is defined as a signal cycling
24. Auto precharge mode only. The precharge timing budget (
25. Precharge mode only.
26. JEDEC specifies three clocks.
27. Parameter guaranteed by design.
28. For -10, CL = 3 and
29. CKE is HIGH during refresh command period
30. Values for I
31.
cannot be greater than one third of the cycle rate. V
a pulse width ≤ 3ns.
within timing constraints specified for the clock pin) during access or precharge
states (READ, WRITE, including
used to reduce the data rate.
after the first clock delay, after the last WRITE is executed. May not exceed limit set for
precharge mode.
limit is actually a nominal value and does not result in a fail value.
pled only.
t
CK (2) MIN is 9.6 ns for -7.5 and -8 speed 1.8V product.
IH
overshoot: V
t
CK = 7.5ns for -75,
DD
7 for 85C are 100 percent tested. Values for 70C, 45C, and 15C are sam-
IH
t
(MAX) = V
CK = 10ns.
55
t
CK = 8ns for -8,
DD
Q + 2V for a pulse width ≤ 3ns, and the pulse width
t
WR, and PRECHARGE commands). CKE may be
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t
CK = 10ns for -10, and CL = 3.
t
RFC (MIN) else CKE is LOW. The I
256Mb: x32 Mobile SDRAM
IL
undershoot: V
©2003 Micron Technology, Inc. All rights reserved.
t
RP) begins at 7ns for -8
IL
(MIN) = -2V for
Notes
DD
6

Related parts for MT48H8M32LFB5-10