MT48H8M32LFB5-10 Micron Technology Inc, MT48H8M32LFB5-10 Datasheet - Page 16

IC SDRAM 256MBIT 100MHZ 90VFBGA

MT48H8M32LFB5-10

Manufacturer Part Number
MT48H8M32LFB5-10
Description
IC SDRAM 256MBIT 100MHZ 90VFBGA
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT48H8M32LFB5-10

Format - Memory
RAM
Memory Type
Mobile SDRAM
Memory Size
256M (8Mx32)
Speed
100MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.95 V
Operating Temperature
0°C ~ 70°C
Package / Case
90-VFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT48H8M32LFB5-10
Manufacturer:
MICRON
Quantity:
10 000
Part Number:
MT48H8M32LFB5-10
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H8M32LFB5-10 IT
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H8M32LFB5-10 IT TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H8M32LFB5-10 TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H8M32LFB5-10IT
Manufacturer:
MICRON
Quantity:
20 000
Partial Array Self Refresh
Driver Strength
PDF: 09005aef80d460f2/Source: 09005aef80cd8d41
256Mb SDRAM x32_2.fm - Rev. G 6/05
Thus, during ambient temperatures, the power consumed during refresh was unneces-
sarily high because the refresh rate was set to accommodate the higher temperatures.
This SDRAM has an on-chip temperature sensor that automatically adjusts refresh rate
according to die temperature. The default setting for the TCSR is with the temperature
sensor enabled.
For further power savings during self refresh, the partial array self refresh (PASR) feature
allows the controller to select the amount of memory that will be refreshed during self
refresh. The refresh options are all banks (banks 0, 1, 2, and 3), two banks (banks 0 and
1), and one bank (bank 0). Also included in the refresh options are the half-bank and
quarter-bank partial array self refresh (bank 0). WRITE and READ commands occur to
any bank selected during standard operation, but only the selected banks in PASR will
be refreshed during self refresh. It is important to note that data in banks 2 and 3 will be
lost when the two bank option is used. Data will be lost in banks 1, 2, and 3 when the one
bank option is used.
Bits E5 and E6 of the extended mode register can be used to select the driver strength of
the DQ outputs. This value should be set according to the application’s requirements.
Full drive strength was carried over from standard SDRAM and is suitable to drive higher
load systems.
16
Micron Technology, Inc., reserves the right to change products or specifications without notice.
256Mb: x32 Mobile SDRAM
©2003 Micron Technology, Inc. All rights reserved.
Register Definition

Related parts for MT48H8M32LFB5-10