MT48H8M32LFB5-6:H TR Micron Technology Inc, MT48H8M32LFB5-6:H TR Datasheet - Page 82

no-image

MT48H8M32LFB5-6:H TR

Manufacturer Part Number
MT48H8M32LFB5-6:H TR
Description
IC SDRAM 256MBIT 166MHZ 90VFBGA
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT48H8M32LFB5-6:H TR

Format - Memory
RAM
Memory Type
Mobile SDRAM
Memory Size
256M (8Mx32)
Speed
166MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.95 V
Operating Temperature
0°C ~ 70°C
Package / Case
90-VFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Clock Suspend
Figure 50: Clock Suspend During WRITE Burst
PDF: 09005aef834c13d2
256mb_mobile_sdram_y36n.pdf - Rev. I 11/09 EN
Note:
Command
Internal
Address
The clock suspend mode occurs when a column access/burst is in progress and CKE is
registered LOW. In the clock suspend mode, the internal clock is deactivated, freezing
the synchronous logic.
For each positive clock edge on which CKE is sampled LOW, the next internal positive
clock edge is suspended. Any command or data present on the input balls when an in-
ternal clock edge is suspended will be ignored; any data present on the DQ balls
remains driven; and burst counters are not incremented, as long as the clock is suspended.
Exit clock suspend mode by registering CKE HIGH; the internal clock and related opera-
tion will resume on the subsequent positive clock edge.
clock
1. For this example, BL = 4 or greater, and DQM is LOW.
CKE
CLK
D
IN
NOP
T0
WRITE
Bank,
Col n
D
T1
IN
256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM
T2
82
T3
Micron Technology, Inc. reserves the right to change products or specifications without notice.
NOP
D
T4
IN
Don’t Care
T5
NOP
D
IN
©2008 Micron Technology, Inc. All rights reserved.
Clock Suspend

Related parts for MT48H8M32LFB5-6:H TR