stlc5465 STMicroelectronics, stlc5465 Datasheet - Page 99

no-image

stlc5465

Manufacturer Part Number
stlc5465
Description
Multi Hdlc With Switching Matrix Associated
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
stlc5465B
Manufacturer:
ST
Quantity:
1 831
Part Number:
stlc5465B
Manufacturer:
ST
Quantity:
20 000
Part Number:
stlc5465BV2311BP
Manufacturer:
ST
0
Part Number:
stlc5465C
Manufacturer:
NEC
Quantity:
1 900
Part Number:
stlc5465C-LF
Manufacturer:
ST
0
IX - EXTERNAL REGISTERS (continued)
ODD
In case of V* protocol ODD,A,F,L bits are respectively 1,0,1,1.
M1/8
M11/18 : Next new Byte received twice consecutively if GCI Protocol has been validated.
IX.6.2 - Receive Monitor Interrupt when TSV = 1
TSV : Time Stamping Validated (bit of GCR Register)
These four words are located in the Monitor interrupt queue ; IQSR Register indicates the size of this
interrupt queue located in the external memory.
NS
G0
L
F
A
ODD
M1/8
M11/18 : Next new Byte received twice consecutively if GCI Protocol has been validated.
T15/0 : Binary counter value when a new primitive is occurred.
bit15
M18
T15
NS
0
M17
: Odd byte number
: New Byte received twice consecutively if GCI Protocol has been validated.
: New Status.
: G0 = 0, GCI 0 corresponding to DIN4 input and DOUT4 output.
: Last byte
: First byte
: Abort
: Odd byte number
: New Byte received twice consecutively if GCI Protocol has been validated.
T14
0
ODD = 1, one byte has been written in the following word.
ODD = 0, two bytes have been written in the following word.
Byte received once if V* Protocol has been validated.
This byte is at "1" in case of V* protocol.
Before writing the features of event in the external memory the Interrupt Controller reads the
NS bit :
if NS = 0, the Interrupt Controller stores two new bytes M1/8 and M11/18 then puts NS bit at ‘1’
when it writes the status of these two bytes which has been received.
if NS = 1, the Interrupt Controller puts ICOV bit at ‘1’ to generate an interrupt (IR Register).
G0 = 1, GCI 1 corresponding to DIN5 input and DOUT5 output.
L=1, two cases:
if ODD = 1, the following word of the Interrupt Queue contains the Last byte of message
if ODD =0, the Last byte of message has been stored at the previous access of the Interrupt
Queue (concerning this channel).
L=0, the following word and the previous word does not contain the Last byte of message.
F=1, the following word contains the First byte of message.
F=0, the First byte of message is not the following word.
A=1, Received message has been aborted.
ODD = 1, one byte has been written in the following word.
ODD = 0, two bytes have been written in the following word.
Byte received once if V* Protocol has been validated.
This byte is at "1" in case of V* protocol.
M16
T13
0
M15
T12
0
M14
T11
G0
0
M13
T10
A2
0
M12
A1
T9
0
M11
bit8
A0
T8
0
bit7
M8
T7
0
M7
T6
0
M6
T5
0
M5
T4
0
ODD
M4
T3
0
M3
T2
A
0
STLC5465B
M2
T1
F
0
99/101
bit 0
M1
T0
L
0

Related parts for stlc5465