AT32UC3C0128C Atmel Corporation, AT32UC3C0128C Datasheet - Page 701

no-image

AT32UC3C0128C

Manufacturer Part Number
AT32UC3C0128C
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT32UC3C0128C

Flash (kbytes)
128 Kbytes
Pin Count
144
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
123
Ext Interrupts
144
Usb Transceiver
1
Quadrature Decoder Channels
2
Usb Speed
Full Speed
Usb Interface
Device + OTG
Spi
7
Twi (i2c)
3
Uart
5
Can
2
Lin
5
Ssc
1
Ethernet
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
4
Dac Resolution (bits)
12
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
36
Self Program Memory
YES
External Bus Interface
1
Dram Memory
sdram
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6 or 4.5 to 5.5
Operating Voltage (vcc)
3.0 to 3.6 or 4.5 to 5.5
Fpu
Yes
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
22
Input Capture Channels
12
Pwm Channels
20
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3C0128C-ALUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C0128C-ALUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C0128C-ALUT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
27.8
27.8.1
27.8.2
32117C–AVR-08/11
Functional Description
Transfer Format
Operation
The data put on the TWD line must be 8 bits long. Data is transferred MSB first; each byte must
be followed by an acknowledgement. The number of bytes per transfer is unlimited (see
27-4).
Each transfer begins with a START condition and terminates with a STOP condition (see
27-4).
Figure 27-3.
Figure 27-4. Transfer Format
The TWIM has two modes of operation:
The master is the device which starts and stops a transfer and generates the TWCK clock.
These modes are described in the following chapters.
• A high-to-low transition on the TWD line while TWCK is high defines the START condition.
• A low-to-high transition on the TWD line while TWCK is high defines a STOP condition.
• Master transmitter mode
• Master receiver mode
TWD
TWCK
START and STOP Conditions
Start
Address
TWCK
TWD
R/W
Start
Ack
Data
Ack
Data
Stop
AT32UC3C
Ack
Stop
Figure
Figure
701

Related parts for AT32UC3C0128C