AT32UC3C0128C Atmel Corporation, AT32UC3C0128C Datasheet - Page 436

no-image

AT32UC3C0128C

Manufacturer Part Number
AT32UC3C0128C
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT32UC3C0128C

Flash (kbytes)
128 Kbytes
Pin Count
144
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
123
Ext Interrupts
144
Usb Transceiver
1
Quadrature Decoder Channels
2
Usb Speed
Full Speed
Usb Interface
Device + OTG
Spi
7
Twi (i2c)
3
Uart
5
Can
2
Lin
5
Ssc
1
Ethernet
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
4
Dac Resolution (bits)
12
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
36
Self Program Memory
YES
External Bus Interface
1
Dram Memory
sdram
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6 or 4.5 to 5.5
Operating Voltage (vcc)
3.0 to 3.6 or 4.5 to 5.5
Fpu
Yes
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
22
Input Capture Channels
12
Pwm Channels
20
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3C0128C-ALUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C0128C-ALUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C0128C-ALUT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
22.5.6
22.5.7
22.5.8
32117C–AVR-08/11
Error bits
Bus Error Responses
Disabling the SAU
If error bits are set when attempting to unlock a channel, SR.URES will be set. The following SR
bits are considered error bits:
By writing a one to the Bus Error Response Enable bit (CR.BERREN), serious access errors will
be configured to return a bus error to the CPU. This will cause the CPU to execute its Bus Error
Data Fetch exception routine.
The conditions that can generate a bus error response are:
To disable the SAU, the user must first ensure that no SAU bus operations are pending. This
can be done by checking that the SR.IDLE bit is set.
The SAU may then be disabled by writing a one to the Disable (DIS) bit in CR.
• Unlock Register Error Status (URES) is set if an attempt was made to unlock a channel by
• Unlock Register Key Error (URKEY) is set if the Unlock Register was attempted written with
• Unlock Register Read (URREAD) is set if the Unlock Register was attempted read.
• Channel Access Unsuccessful (CAU) is set if the channel access was unsuccessful.
• Channel Access Successful (CAS) is set if the channel access was successful.
• Channel Unlock Expired (EXP) is set if the channel lock expired, with no channel being
• EXP
• CAU
• URREAD
• URKEY
• URES
• MBERROR
• RTRADR
• Reading the Unlock Register
• Trying to access a locked channel
• The SAU HSB master receiving a bus error response from its addressed slave
writing to the Unlock Register while one or more error bits in SR were set (see
22.5.6). The unlock operation was aborted.
an invalid key.
accessed after the channel was unlocked.
AT32UC3C
Section
436

Related parts for AT32UC3C0128C