MT48H8M16LFB4-75 IT:J Micron Technology Inc, MT48H8M16LFB4-75 IT:J Datasheet - Page 70

• Manufacturer Part Number: MT48H8M16LFB4-75 IT:J
• Manufacturer: Micron Technology Inc
• Type: Mobile SDRAMr

Specifications of MT48H8M16LFB4-75 IT:J

• Organization: 8Mx16
• Density: 128Mb
• Address Bus: 14b
• Access Time (max): 8/5.4ns
• Maximum Clock Rate: 133MHz
• Operating Supply Voltage (typ): 1.8V
• Package Type: VFBGA
• Operating Temp Range: -40C to 85C
• Operating Supply Voltage (max): 1.95V
• Operating Supply Voltage (min): 1.7V
• Supply Current: 70mA
• Pin Count: 54
• Mounting: Surface Mount
• Operating Temperature Classification: Industrial
• Lead Free Status / Rohs Status: Compliant

Figure 49:
PDF: 09005aef832ff1ea/Source: 09005aef832ff1ac
sdr_mobile_sdram_cmd_op_timing_dia_fr10_08__3.fm - Rev. E 4/09 EN
Command
BA0, BA1
Address
DQM
CKE
A10
CLK
DQ
High-Z
t CKS
t CMS
Precharge all
active banks
Self Refresh Mode
t AS
Single bank
PRECHARGE
All banks
Bank(s)
T0
Notes:
t CKH
t CMH
t AH
t CK
The procedure for exiting self refresh requires a sequence of commands. First, CLK must
be stable (stable clock is defined as a signal cycling within timing constraints specified
for the clock ball) prior to CKE going back HIGH. After CKE is HIGH, the SDRAM must
have NOP commands issued (a minimum of two clocks) for
required for the completion of any internal refresh in progress.
Upon exiting the self refresh mode, AUTO REFRESH commands must be issued
according to the distributed refresh rate (
REFRESH and AUTO REFRESH utilize the row refresh counter.
1. Each AUTO REFRESH command performs a REFRESH cycle. Back-to-back commands are not
t RP
required.
T1
NOP
t CH
Enter self refresh mode
t CKS
t CL
REFRESH
AUTO
T2
CLK stable prior to exiting
self refresh mode
128Mb: 8 Meg x 16, 4 Meg x 32 Mobile SDRAM
70
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
(
)
Micron Technology, Inc., reserves the right to change products or specifications without notice.
(Restart refresh time base)
t
Exit self refresh mode
REF/refresh row count) as both SELF
Tn + 1
NOP
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
t XSR
To + 1
t
XSR because time is
©2008 Micron Technology, Inc. All rights reserved.
Timing Diagrams
To + 2
REFRESH
AUTO
Don’t Care