EW80314GS Q 099 Intel, EW80314GS Q 099 Datasheet - Page 39

no-image

EW80314GS Q 099

Manufacturer Part Number
EW80314GS Q 099
Description
Manufacturer
Intel
Datasheet

Specifications of EW80314GS Q 099

Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
11.
Issue:
Affected Docs: Intel
Intel
®
80314 I/O Processor Companion Chip Specification Update
Incorrect GPIO mappings for UART signals
The Intel
incorrect in both the “Pin Name” and “Description” columns.
The following entries of Table 13 (Section 3.1.11 in the datasheet) should be corrected as follows
(in both the “Pin Name” and “Description” columns):
The Intel
while the datasheet refers to UARTs 0 and 1. Thus, the UART signals in the Intel
Processor Companion Chip Developer’s Manual (in bit 0 of Table 459, “GPIO Control
(GPIO_CNTRL)”, in Section 11.4) should be re-labeled as follows (in both the “Pin Name” and
“Description” columns):
Intel
U1_DTR
U1_DSR
U1_RI
U1_DCD
U2_DTR
U2_DSR
U2_RI
U2_DCD
The bits are mapped as:
GPIO_DATA_IN[7:0] =
[U1_(DTR,DSR,RI,DCD),
U2_(DTR,DSR,RI,DCD)]
®
®
Change This…
Change This…
80314 I/O Processor Companion Chip Developer’s Manual (273756-002)
80314 I/O Processor Companion Chip Datasheet (273757-001)
U0_DTR#/
U0_DCD#
U1_DCD#
U0_DSR#
U1_DSR#
U1_DTR#
GPIO[0]
GPIO[1]
GPIO[2]
GPIO[3]
GPIO[4]
GPIO[5]
GPIO[6]
GPIO[7]
U0_RI#
U1_RI#
®
®
80314 I/O Processor Companion Chip Datasheet GPIO mappings for UART signals are
80314 I/O Processor Companion Chip Developer’s Manual refers to UARTs 1 and 2,
U0_DTR#
U0_DSR#
U0_RI#
U0_DCD#
U1_DTR#
U1_DSR#
U1_RI#
U1_DCD#
The bits are mapped as:
GPIO_DATA_IN[7:0] =
[U0_(DTR#, DSR#, RI#,
DCD#), U1_DTR#,
DSR#, RI#, DCD#)]
U0_DCD#
U1_DCD#
To This…
U0_DSR#
U0_DTR#
U1_DSR#
U1_DTR#
To This…
GPIO[6]
GPIO[7]
GPIO[4]
GPIO[5]
GPIO[2]
GPIO[3]
GPIO[0]
GPIO[1]
U0_RI#
U1_RI#
GPIO[7]
GPIO[6]
GPIO[5]
GPIO[4]
GPIO[3]
GPIO[2]
GPIO[1]
GPIO[0]
Documentation Changes
®
80314 I/O
39

Related parts for EW80314GS Q 099