HC230F1020 Altera, HC230F1020 Datasheet - Page 155
HC230F1020
Manufacturer Part Number
HC230F1020
Description
Manufacturer
Altera
Datasheet
1.HC230F1020.pdf
(228 pages)
Specifications of HC230F1020
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
HC230F1020ANQ
Manufacturer:
Discera
Quantity:
2 000
- Current page: 155 of 228
- Download datasheet (4Mb)
Compiling the
HardCopy II
Design
tcl> execute_hardcopyii -create_companion demo_design_hcii
Altera Corporation
September 2008
f
The Design Assistant and Timing constraint checks are run if they are
enabled in the Quartus II Settings file.
You should check I/O assignments to avoid problems in downstream
compile operations. To do this, the execute_flow compilation is broken
into three steps:
1.
2.
3.
It should be noted that, in the interests of clarity and brevity, the Tcl
fragments given here do not incorporate any error checking. However, it
is good practice to include code in your Tcl scripts that checks for success
as your design proceeds. In the case of the execute_flow procedure, the
return value can be used with the Tcl catch command to handle success or
failure. The example below shows one option for doing this.
# Determine if compilation was successful and
# print out a personalized message.
if {[catch {execute_flow -compile} result]} {
} else {
}
For more information on the execute_flow command, refer to the
command description in the Tcl Packages and Commands chapter in the
Quartus II Scripting Reference Manual.
Once the Stratix II FPGA prototype design is compiled and verified, you
can compile the HardCopy II revision of the design. This is a two-step
process:
1.
2.
To create the HardCopy II version of the design, run the
execute_hardcopyii Tcl command with the -create_companion
option:
tcl> execute_flow -analysis_and_elaboration
tcl> execute_flow -check_ios
tcl> execute_flow -compile
puts "\nResult: $result\n"
puts
puts "\nINFO: Compilation was successful.\n"
Create the HardCopy II companion revision.
Compile the HardCopy II companion revision.
"ERROR: Compilation failed. See report files.\n"
Compiling the HardCopy II Design
6–27
Related parts for HC230F1020
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: