MT46V256M4TG-75:A Micron Technology Inc, MT46V256M4TG-75:A Datasheet - Page 72

IC DDR SDRAM 1GBIT 7.5NS 66TSOP

MT46V256M4TG-75:A

Manufacturer Part Number
MT46V256M4TG-75:A
Description
IC DDR SDRAM 1GBIT 7.5NS 66TSOP
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT46V256M4TG-75:A

Format - Memory
RAM
Memory Type
DDR SDRAM
Memory Size
1G (256M x 4)
Speed
7.5ns
Interface
Parallel
Voltage - Supply
2.3 V ~ 2.7 V
Operating Temperature
0°C ~ 70°C
Package / Case
66-TSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Figure 44:
PDF: 09005aef80a2f898/Source: 09005aef82a95a3a
DDR_x4x8x16_Core2.fm - 1Gb DDR: Rev. I, Core DDR: Rev. B 12/07 EN
Command
Address
t DQSS (NOM)
t DQSS (MIN)
t DQSS (MAX)
DQS
DQS
DQS
CK#
DM
DM
DM
DQ
DQ
DQ
CK
WRITE-to-PRECHARGE – Interrupting
Notes:
Bank a,
WRITE
Col b
T0
t DQSS
t DQSS
t DQSS
1. DI b = data-in for column b.
2. Subsequent element of data-in is applied in the programmed order following DI b.
3. An interrupted burst of 8 is shown; two data elements are written.
4.
5. A10 is LOW with the WRITE command (auto precharge is disabled).
6. DQS is required at T4 and T4n (nominal case) to register DM.
7. If the burst of 4 is used, DQS and DM are not required at T3, T3n, T4, and T4n.
t
WR is referenced from the first positive CK edge after the last data-in pair.
DI
b
NOP
DI
T1
b
DI
b
T1n
NOP
T2
T2n
72
t WR
NOP
T3
Micron Technology, Inc., reserves the right to change products or specifications without notice.
T3n
(a or all)
Bank,
PRE
T4
1Gb: x4, x8, x16 DDR SDRAM
T4n
Transitioning Data
T5
NOP
©2003 Micron Technology, Inc. All rights reserved.
t RP
Operations
T6
NOP
Don’t Care

Related parts for MT46V256M4TG-75:A