ZL50074GAC ZARLINK [Zarlink Semiconductor Inc], ZL50074GAC Datasheet - Page 8

no-image

ZL50074GAC

Manufacturer Part Number
ZL50074GAC
Description
32 K x 32 K Channel TDM Switch with 128 Input and 128 Output Streams
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
Pin Description
G15, H6, H10, H13, H16, J7,
F9, F12, F15, G6, G10, G13,
P12, P13, P14, R8, R9, R12,
F7, F10, F13, F17, G9, G12,
J10, J11, J12, J13, J14, J16,
K7, K9, K10, K11, K12, K13,
A2, E5, C1, C2, H2, H1, M1,
T10, T16, U7, U9, U12, U15
P2, R5, V2, T5, Y3, W6, V8,
N8, N15, P6, P16, P17, R7,
F6, F16, G7, G8, G11, G14,
G17, H8, H9, H12, H15, J9,
N6, N7, N9, N10, N11, N12,
M11, M12, M13, M14, M16,
E7, C3, G4, J5, K6, J1, M2,
Y8, AB9, AA11, AB15, V15,
Y18, Y19, AB22, Y22, R20,
K8, K15, K17, L6, L16, M7,
K14, L8, L9, L10, L11, L12,
AA5, W9, AA9, U11, AA14,
G16, H7, H11, H14, J6, J8,
J15, J17, K16, L7, M6, M8,
R15, R16, T2, T7, T8, T11,
W21, V22, R21, M18, L20,
P1, P4, W1, U4, W4, AB2,
H22, F22, E21, B22, B20
P20, N21, L19, J20, E22,
P15, R6, R11, R14, R17,
N13, N14, P9, P10, P11,
R10, R13, T9, T12, T15,
L13, L14, L15, M9, M10,
M15, M17, N16, P7, P8,
Y16, AB20, V17, AA21,
T13, T14, T17, U6
G19, C21, D17
U10, U13, U17
Pin
V
STiA0-31
STiB0-31
DD_CORE
V
Name
DD_IO
V
SS
Power Supply for the Core Logic: +1.8 V
Power Supply for the I/O: +3.3 V
Ground
Serial TDM Input Data ’A’ Streams (5 V Tolerant Input with
Internal Pull-down)
32 serial TDM input data streams. All streams are at the same rate:
65.536 Mbps, 32.678 Mbps, 16.384 Mbps or 8.192 Mbps,
programmed by the Global Rate Control Register (Section 12.8).
The data streams can be selected to be either inverted or
non-inverted, programmed by the Group Control Registers (Section
12.3).
Unused inputs are pulled low by internal pull-down resistors and
may be left unconnected.
Serial TDM Input Data ’B’ Streams (5 V Tolerant Input with
Internal Pull-down)
32 serial TDM input data streams. All streams are at the same rate:
32.678 Mbps, 16.384 Mbps or 8.192 Mbps, programmed by the
Global Rate Control Register (Section 12.8). These streams are
unused when the device data rate is 65.536 Mbps.
The data streams can be selected to be either inverted or
non-inverted, programmed by the Group Control Registers (Section
12.3).
Unused inputs are pulled low by internal pull-down resistors and
may be left unconnected.
Zarlink Semiconductor Inc.
TDM Interface
ZL50074
8
Description
Data Sheet

Related parts for ZL50074GAC