ZL50074GAC ZARLINK [Zarlink Semiconductor Inc], ZL50074GAC Datasheet - Page 52

no-image

ZL50074GAC

Manufacturer Part Number
ZL50074GAC
Description
32 K x 32 K Channel TDM Switch with 128 Input and 128 Output Streams
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
AC Electrical Characteristics
1. Characteristics are over recommended operating conditions unless otherwise stated.
2. All of these specifications refer to ST-BUS inputs and outputs with clock source set to CKi.
3. Typical figures are at 25°C, V
4. Loads on all serial outputs set to 30 pF
5. High Impedance is measured by pulling to the appropriate rail with R
No.
production testing.
10
12
11
1
2
3
4
5
6
7
8
9
CKi to CKo Positive edge
Propagation Delay
CKi to CKo Negative edge
Propagation Delay
STi to posedge CKi setup
STi to posedge CKi hold
STi to negedge CKi setup
STi to negedge CKi hold
Posedge CKi to Output Data Valid
Negedge CKi to Output Data Valid
Posedge CKi to Output Data
tri-state
Negedge CKi to Output Data
tri-state
ODE to Output Data tri-state
ODE to Output Data Enable
Characteristic (Figure 12)
DD_CORE
1
- Serial Data Timing
at 1.8 V and V
Zarlink Semiconductor Inc.
t
t
DD_IO
Sym.
t
t
t
t
t
t
t
t
CKDP
CKDN
t
t
SIPS
SIPH
SINS
SINH
SIPV
SINV
SINZ
SIPZ
SOZ
SOE
ZL50074
at 3.3 V and are for design aid only: not guaranteed and not subject to
2
to CKi
52
Min.
-0.8
-0.8
3.5
4.1
4.5
5.9
5.9
4.8
4.1
5.8
4.5
4.3
4.6
5.3
5.7
4.5
5
6
L
, with timing corrected to cancel time taken to discharge C
Typ.
3
Max.
10.1
11.6
13.7
12.9
14.8
14.6
14.5
13.6
9.2
9.2
13
10
15
20
11
8
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
SToB, C, D
SToB, C, D
CKo clock source =
CKi
CKo Clock source =
Internal 131 MHz
APLL output
CKo clock source =
CKi
CKo Clock source =
Internal 131 MHz
APLL output
SToA
SToB, C, D
SToA
SToA
SToB, C, D
SToA
SToA
C
SToB, C, D
C
SToA
SToB, C, D
L
L
= 30pF, R
= 30pF, R
5
5
5
5
5
Notes
Data Sheet
5
5
5
5
5
L
L
4
= 1 K
= 1 K
L
5
5
.

Related parts for ZL50074GAC