SL2150LH2S ZARLINK [Zarlink Semiconductor Inc], SL2150LH2S Datasheet
SL2150LH2S
Related parts for SL2150LH2S
SL2150LH2S Summary of contents
Page 1
Features • Single chip quadruple power splitter (primary channel, secondary channel, OOB channel and loop through) • Wide dynamic range on all channels • Independent AGC facility incorporated into all • channel paths • CSO, CTB, CXM all better than ...
Page 2
RFOUT4B VEE (PACKAGE PADDLE) 1.0 Quick Reference Data NB all data applies with differential termination and single ended source both of 75Ω. RF input operating range Conversion gain, with external load as in Figure 12 maximum minimum Input NF, all ...
Page 3
Data Sheet 2.0 Functional Description The SL2150F is a broadband wide dynamic range power splitter with AGC and is optimized for application in multi tuner cable set top box applications. It also has application in any system where a wide ...
Page 4
RFIN F TYPE 5.1nH CH1 PRm Cor Z 0 Ω Avg 75 16 Smo START 50.000 000 MHz Figure 4 - Typical Single-Ended RF Input Impedance with Input Match 4 1nF 1nF MABAES0029 1:1 Figure ...
Page 5
Data Sheet Input NF vs Frequency at 25 deg C (with matching network) 10.0 9.0 8.0 7.0 6.0 5.0 4.0 3.0 2.0 1.0 0.0 0 100 200 -15dBm -72 dBm -81 dBm f2-f1 Figure 6 - Two Tone Intermodulation Test ...
Page 6
Figure 7 - Typical AGC versus Control Voltage Characteristic Typical Variation in NF vs. Gain Setting (with Matching Network) 50.0 40.0 30.0 20.0 10.0 0.0 - -40.0 -35.5 -30.0 Figure 8 ...
Page 7
Data Sheet 132 channel matrix 75 Ohm source, all channels at +15dbmV. Input and output conditions as in Figure 3 - "RF Input Matching Network" and Figure 12 - "Example Application Driving 75 Ohm Load" -50 -55 -60 -65 -70 ...
Page 8
Figure 11 - Test Condition for Output to Input Crosstalk SL2150F Figure 12 - Example Application Driving 75 Ohm Load SL2150F Figure 13 - Example Application Driving 200 Ohm Load with Inductive Pull Up 8 Driven output 50 Ω stage ...
Page 9
Data Sheet SL2150F Note: External resistor values must not exceed 38Ω Figure 14 - Example Application Driving 200 Ohm Load with Resistive Pull Up Vcc 220 220 Ω Ω Output 3. Output Ports 1.6V 1.5k Ω ...
Page 10
Electrical Characteristics Test conditions (unless otherwise stated amb = - Vee=0V, Vcc=5V+-5%. These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage unless ...
Page 11
Data Sheet Electrical Characteristics (continued) Characteristic pin Input referred IM3 CSO CTB CXM Input P1dB Gain variation within channel Output 11,12, impedance 15,16 20,21 24,25 Output port DC 11,12, standing current 15,16 20,21 24,25 AGC input 6,7 leakage current 8,9 ...
Page 12
Absolute Maximum Ratings Characteristic Supply voltage RF input voltage All I/O port DC offsets Storage temperature Junction temperature Package thermal resistance, chip to ambient Power consumption at 5.25V ESD protection 12 All voltages are referred to Vee at 0V min ...
Page 13
Data Sheet 4.0 SL2150F Demonstration Board The SL2150F demonstration board is designed to allow testing of device functionality as a stand alone power splitter. It allows for testing of the AGC function and independent testing of all channels. The SL2150F ...
Page 14
AGC Control All AGCs are connected through the 5-pin header, PL2, located in the bottom right hand corner. See note on connection of supplies in the power supply section. Pin allocation is as follows: AGC control voltage is Vee ...
Page 15
Data Sheet To minimize crossmodulation in the test set up the output channel is filtered through a narrow band filter and then amplified to compensate for insertion loss. The amplifier output is then demodulated on a first spectrum analyzer set ...
Page 16
Figure 17 - SL2150F CTB at 505.25 MHz Measured with 15dBmV per Carrier -16 -14 Figure 18 - SL2150F CSO at 859.25 MHz Measured with 15 dBmV per Carrier 16 -12 - op4-Balun op1-Balun op2-Balun op3-Balun ...
Page 17
Data Sheet 4.8 Evaluation Board Figure 19 - "Test Board Schematic" and Figure 20 - "Test Board Layout" show schematic and PCB layout for a 4 layer evaluation board SEMICMF.019 Vee Vee 22 14 Vee Vee 23 13 ...
Page 18
Top View 18 LHS Figure 20 - Test Board Layout Data Sheet Top RHS Bottom Bottom View SEMICMF.019 ...
Page 19
...
Page 20
For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in ...