h8s-2161b Renesas Electronics Corporation., h8s-2161b Datasheet - Page 524

no-image

h8s-2161b

Manufacturer Part Number
h8s-2161b
Description
Renesas 16-bit Single-chip Microcomputer H8s Family/h8s/2100 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet
Section 16 I
16.4.8
Setting the SW bit to 1 in DDCSWR enables formatless mode to be selected as the IIC_0
operating mode. Switching from formatless mode to the I
automatically when a falling edge is detected on the SCL pin.
The following four preconditions are necessary for this operation:
Rev. 3.00 Mar 21, 2006 page 470 of 788
REJ09B0300-0300
A common data pin (SDA) for formatless and I
Separate clock pins for formatless operation (VSYNCI) and I
A fixed 1 level for the SCL pin during formatless operation (the SCL pin does not output a low
level)
When FS = 1 and FSX = 1 (clocked synchronous serial format)
SCL
SDA
IRIC
User processing
SCL
SDA
IRIC
User processing
Automatic Switching from Formatless Mode to I
2
C Bus Interface (IIC) (Optional)
7
(a) Data transfer ends with ICDRE = 0 at transmission, or ICDRF = 0 at reception
7
(b) Data transfer ends with ICDRE = 1 at transmission, or ICDRF = 1 at reception
7
7
Figure 16.28 IRIC Setting Timing and SCL Control (3)
8
8
8
8
1
1
Clear IRIC
Clear IRIC
2
C bus format operation
2
2
2
C bus format (slave mode) is performed
Write to ICDR (transmit)
or read from ICDR (receive)
2
C Bus Format
2
C bus format operation (SCL)
3
3
1
4
1
4
Clear IRIC

Related parts for h8s-2161b