hm5216165 Elpida Memory, Inc., hm5216165 Datasheet - Page 8

no-image

hm5216165

Manufacturer Part Number
hm5216165
Description
16 M Lvttl Interface Sdram 512-kword ? 16-bit ? 2-bank
Manufacturer
Elpida Memory, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
hm5216165TT-10
Manufacturer:
HIT
Quantity:
1 200
Part Number:
hm5216165TT-10
Manufacturer:
HITACHI
Quantity:
1 000
Part Number:
hm5216165TT-10
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
hm5216165TT-10H
Manufacturer:
HIT
Quantity:
3 400
Part Number:
hm5216165TT-10H
Manufacturer:
HITACHI
Quantity:
3 400
Part Number:
hm5216165TT-10H
Manufacturer:
WOLFSON
Quantity:
3 575
Part Number:
hm5216165TT-12
Manufacturer:
HIT
Quantity:
1 200
Part Number:
hm5216165TT10H
Manufacturer:
HITACHI/日立
Quantity:
20 000
HM5216165 Series
CKE Truth Table
Current state
Active
Any
Clock suspend
Idle
Idle
Idle
Self-refresh
Power down
Note: H: V
Clock suspend mode entry: The synchronous DRAM enters clock suspend mode from active mode by
setting CKE to Low. The clock suspend mode changes depending on the current status (1 clock before) as
shown below.
ACTIVE clock suspend: This suspend mode ignores inputs after the next clock by internally maintaining
the bank active status.
READ suspend and READ A suspend: The data being output is held (and continues to be output).
WRITE suspend and WRIT A suspend: In this mode, external signals are not accepted. However, the
internal state is held.
Clock suspend: During clock suspend mode, keep the CKE to Low.
Clock suspend mode exit: The synchronous DRAM exits from clock suspend mode by setting CKE to High
during the clock suspend state.
IDLE: In this state, all banks are not selected, and completed precharge operation.
Auto refresh command [REF]: When this command is input from the IDLE state, the synchronous DRAM
starts auto refresh operation. (The auto refresh is the same as the CBR refresh of conventional DRAMs.)
During the auto refresh operation, refresh address and bank select address are generated inside the
synchronous DRAM. For every auto refresh cycle, the internal address counter is updated. Accordingly,
4096 times are required to refresh the entire memory. Before executing the auto refresh command, all the
banks must be in the IDLE state. In addition, since the precharge for all banks is automatically performed
after auto refresh, no precharge command is required after auto refresh.
8
IH
. L: V
IL
Function
Clock suspend mode entry
Clock suspend
Clock suspend mode exit
Auto refresh command
Self refresh entry
Power down entry
Self refresh exit
Power down exit
. : V
IH
or V
IL
.
Data Sheet E0167H10
SELFX
SELF
REF
CKE
n-1
H
L
L
H
H
H
H
L
L
L
L
n
L
L
H
H
L
L
L
H
H
H
H
CS
H
L
L
L
H
L
H
L
H
RAS CAS
L
L
H
H
H
L
L
H
H
H
WE
H
H
H
H
H
Address

Related parts for hm5216165