stac9752xxtaeb2xr Integrated Device Technology, stac9752xxtaeb2xr Datasheet - Page 76

no-image

stac9752xxtaeb2xr

Manufacturer Part Number
stac9752xxtaeb2xr
Description
Two-channel, 20-bit, Ac ?97 2.3 Codecs With Microphone And Jack Sensing
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STAC9752XXTAEB2XR
Manufacturer:
IDT/PBF
Quantity:
789
IDT™
TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING
STAC9752/9753
TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING
8.4.8.
8.4.9.
Bit(s) Reset Value
Bit(s) Reset Value
15:13
RSVD
15:8
11:7
7:0
D15
5:4
12
D7
6
D15
D7
Revision Code (6Ch)
To access Register 6Ch, Page 00h must be selected in Register 24h.
Default: 00xxh
Analog Special (6Eh)
To access Register 6Eh, Page 00h must be selected in Register 24h.
Default: 1000h
MUTEFIX
DISABLE
00h
xxh
RESERVED
0
1
0
0
0
D14
D6
D14
D6
MAJORREV
MINORREV
RESERVED
RESERVED
ADCSLT1:0
MUTEFIX
Name
AC97MIX
DISABLE
ADCSLT1
Name
D13
D5
D13
D5
Minor Revision ID. These bits are read only and will be updated based on minor
device changes which will not require software changes.
Major Revision ID. These bits are read only and will be updated based on major
device changes.
Bits not used, should read back 0
0 = Mixer record contains a mix of all mono and stereo analog input signals,
not the DAC (ALL ANALOG mode).
1 = Mixer record contains a mix of all mono and stereo analog input signals
plus the DAC signal (AC’97 mode).
This bit only has an effect when either Stereo Mix or Mono Mix is selected as
the record source in Reg 1Ah.
The “ALL” mode is useful in conjunction with the POP BYPASS mode (Reg
20h; D15) to record all analog sources, perform further processing in the
digital domain, including combining with other PCM data, and routing through
the DACs directly to Line Out, Headphone Out, or Mono Out.
A Stereo Mix recording will be affected by the setting of the 3D Effects bit
(Reg 20h; D13)
Bits not used, should read back 0
0 = MUTE FIX Enabled
1 = MUTE FIX Disabled
When this bit is zero, and either channel is set to -46.5dB attenuation (1Fh),
then that channel is fully muted. When this bit is one, then operation is per
AC’97 specification.
Select slots for ADC data on ACLINK
00 = Left slot 3, right slot 4
01 = Left slot 7, right slot 8
10 = Left slot 6, right slot 9
11 = Left slot 10, right slot 11
ADCSLT0
AC97MIX
D12
D4
D12
76
D4
MAJORREV
MINORREV
RSVD
D11
D3
D11
D3
MIC GAIN
D10
VAL
D2
Description
Description
STAC9752/9753
D10
D2
RESERVED
SPLYOVR EN
D9
D1
D9
D1
SPLYOVR VAL
D8
D0
REV 3.3 1206
D8
D0

Related parts for stac9752xxtaeb2xr