mt90502ag2 Zarlink Semiconductor, mt90502ag2 Datasheet - Page 26

no-image

mt90502ag2

Manufacturer Part Number
mt90502ag2
Description
Multi-channel Aal2 Sar
Manufacturer
Zarlink Semiconductor
Datasheet
MT90502
Data Sheet
2. Write the lower address, extended_a[19:16] or [19:15], to register 00Ah. The remaining bits [15:4] or [14:4] are
ignored. This write may not be required if previous value holds true.
3. Assert the lower address within the memory page and fetch the read data with CPU_A_DAS set.
4. An optional read may be performed to obtain the parity values, extended_parity[15:14] register 000h.
2.1.3
MT90502 Reset Procedure
The following reset procedure is required to power-up the MT90502. The reset procedure must be adhered at
power-up employing the nreset pin. All register accesses in the reset procedure may be performed in either Direct
or Indirect mode.
1. Assert the nreset pin for approximately 1000 mem_clk periods.
2. De-assert the nreset pin.
3. Clear sreset bit in CPU Control Register (100h).
4. Configure mem_clk, upclk, and the led flashing frequencies in the CPU Registers (108h, 10Ah and 10Ch).
5. Configure the fast_clock PLL via registers 16Ch and 172h.
6. Configure the H.100/H.110 PLL in the CPU Register 174h.
7. Set active levels for interrupt pins in the Main Registers (214h and 216h).
8. Configure the UTOPIA port clocks in the Main Registers (220h, 222h, 224h, 228h, 22Ah and 22Ch).
9. Configure external memories in the Main Registers (230h, 232h, 234h, 240h and 242h).
10.Wait 10 µs.
11. Set sreset bit in CPU Control Register (100h).
12.Initialize the SDRAM in the Main Registers (250h, 252h, 254h, 256h, 258h and 25Ah).
2.2
TDM Transmission
The TDM transmission module reads TDM data received by the H.100/H.110 interface, arranges the data in AAL2
CPS-Packets, and places the CPS-Packets in a FIFO for treatment by the TX SAR. The TX TDM module is capable
of treating PCM data, ADPCM data and HDLC packets. Each channel can be configured as PCM, ADPCM or
HDLC individually. For HDLC packets, zero-extraction (bit-wise or byte-wise - see Section 2.10 on page 101), and
extraction of address, control and CRC bytes is performed. The received data is formatted into CPS-Packets that
include CID, LI and UUI information.
26
Zarlink Semiconductor Inc.

Related parts for mt90502ag2