emc166sp16k Emlsi Inc., emc166sp16k Datasheet - Page 44

no-image

emc166sp16k

Manufacturer Part Number
emc166sp16k
Description
1mx16 Bit Cellularram
Manufacturer
Emlsi Inc.
Datasheet
Figure 33. Burst READ at End-of-Row (Wrap Off)
Note:
1. Non-default BCR settings for burst READ at end of row : fixed or variable latency, WAIT active LOW; WAIT asserted during delay.
2. For burst READs, CE# must go HIGH before the second CLK after the WAIT period begins ( before the second CLK after WAIT asserts with
BCR[8]=0, or before the third CLK after WAIT asserts with BCR[8]=1 ).
DQ[15:0]
UB#/LB#
A[19:0]
ADV#
WAIT
CLK
CE#
OE#
WE#
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
OH
OL
OH
OL
IH
IL
IH
IL
IH
IL
IH
IL
IH
IL
IH
IL
IH
IL
t
CLK
Output
Valid
t
t
KOH
KHTL
Output
Valid
t
HD
End of row
t
HZ
Note 2
44
t
CSP
t
HZ
Don’t Care
EMC166SP16K
1Mx16 CellularRAM
High-Z
Undefined

Related parts for emc166sp16k