aduc7062 Analog Devices, Inc., aduc7062 Datasheet - Page 53

• Manufacturer Part Number: aduc7062
• Description: Low-power, Precision Analog Microcontroller, Dual ?-? Adcs, Flash/ee, Arm7tdmi
• Manufacturer: Analog Devices, Inc.

Preliminary Technical Data
PROCESSOR REFERENCE PERIPHERALS
INTERRUPT SYSTEM
There are 15 interrupt sources on the ADuC706x that are
controlled by the interrupt controller. All interrupts are
generated from the on-chip peripherals, except for the software
interrupt (SWI) which is programmable by the user. The
ARM7TDMI CPU core only recognizes interrupts as one of two
types: a normal interrupt request (IRQ) and a fast interrupt
request (FIQ). All the interrupts can be masked separately.
The control and configuration of the interrupt system is
managed through a number of interrupt-related registers. The
bits in each IRQ and FIQ register represent the same interrupt
source as described in Table 60.
The ADuC706x contains a vectored interrupt controller (VIC)
that supports nested interrupts up to eight levels. The VIC also
allows the programmer to assign priority levels to all interrupt
sources. Interrupt nesting needs to be enabled by setting the
ENIRQN bit in the IRQCONN register. A number of extra
MMRs are used when the full vectored interrupt controller is
enabled.
IRQSTA/FIQSTA should be saved immediately upon entering
the interrupt service routine (ISR) to ensure that all valid
interrupt sources are serviced.
Table 60. IRQ/FIQ MMRs Bit Designations
Bit
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
Description
All interrupts OR’ed
(FIQ only)
Software Interrupt
Undefined
Timer0
Timer1 or wake-up
timer
Timer2 or watchdog
timer
Timer3 or STI timer
Undefined
Undefined
Undefined
ADC
UART
SPI
XIRQ0 (GPIO IRQ0 )
XIRQ1 (GPIO IRQ1)
I2C Master IRQ
I2C Slave IRQ
PWM
XIRQ2 (GPIO IRQ2 )
XIRQ3 (GPIO IRQ3)
Comments
This bit is set if any FIQ is active
User programmable interrupt
source
This bit is not used
General-Purpose Timer 0
General-Purpose Timer 1 or
wake-up timer
General-Purpose Timer 2 or
watchdog timer
General-Purpose Timer 3
This bit is not used
This bit is not used
This bit is not used
ADC interrupt source bit
UART interrupt source bit
SPI interrupt source bit
External Interrupt 0
External Interrupt 1
I
I
PWM Trip interrupt source bit
External Interrupt 2
External Interrupt 3
2
2
C master interrupt source bit
C slave interrupt source bit
Rev. PrA | Page 53 of 100
IRQ
The IRQ is the exception signal to enter the IRQ mode of the
processor. It services general-purpose interrupt handling of
internal and external events.
All 32 bits are logically OR’ e d to create a single IRQ signal to the
ARM7TDMI core. The four 32-bit registers dedicated to IRQ
follow.
IRQSIG
IRQSIG reflects the status of the different IRQ sources. If a
peripheral generates an IRQ signal, the corresponding bit in
the IRQSIG is set; otherwise, it is cleared. The IRQSIG bits clear
when the interrupt in the particular peripheral is cleared. All
IRQ sources can be masked in the IRQEN MMR. IRQSIG is
read only.
IRQSIG Register
Name:
Address:
Default value:
Access:
IRQEN
IRQEN provides the value of the current enable mask. When a
bit is set to 1, the corresponding source request is enabled
to create an IRQ exception. When a bit is set to 0, the corre-
sponding source request is disabled or masked which does not
create an IRQ exception. The IRQEN register cannot be used to
disable an interrupt.
IRQEN Register
Name:
Address:
Default value:
Access:
IRQCLR
IRQCLR is a write-only register that allows the IRQEN register
to clear in order to mask an interrupt source. Each bit that is set
to 1 clears the corresponding bit in the IRQEN register without
affecting the remaining bits. The pair of registers, IRQEN and
IRQCLR, allows independent manipulation of the enable mask
without requiring an atomic read-modify-write.
ADuC7060/ADuC7061/ADuC7062
IRQSIG
0xFFFF0004
0x00000000
Read only
IRQEN
0xFFFF0008
0x00000000
Read/write