aduc7062 Analog Devices, Inc., aduc7062 Datasheet - Page 20

• Manufacturer Part Number: aduc7062
• Description: Low-power, Precision Analog Microcontroller, Dual ?-? Adcs, Flash/ee, Arm7tdmi
• Manufacturer: Analog Devices, Inc.

ADuC7060/ADuC7061/ADuC7062
MEMORY MAPPED REGISTERS
The memory mapped register (MMR) space is mapped into the
upper two pages of the memory array, and accessed by indirect
addressing through the ARM7 banked registers.
The MMR space provides an interface between the CPU and all
on-chip peripherals. All registers, except the core registers,
reside in the MMR area. All shaded locations shown in 5 are
unoccupied or reserved locations, and should not be accessed
by user software. Figure 7 shows the full MMR memory map.
The access time for reading from or writing to an MMR
depends on the advanced microcontroller bus architecture
(AMBA) bus used to access the peripheral. The processor has
two AMBA busses: advanced high performance bus (AHB)
used for system modules, and advanced peripheral bus (APB)
used for a lower performance peripheral. Access to the AHB is
one cycle, and access to the APB is two cycles. All peripherals
on the ADuC706x are on the APB except the Flash/EE memory,
the GPIOs, and the PWM.
Rev. PrA | Page 20 of 100
0xFFFFFFFF
0xFFFF0FC0
0xFFFF0D50
0xFFFF0D00
0xFFFF0A14
0xFFFF0A00
0xFFFF048C
0xFFFF0F80
0xFFFF0E24
0xFFFF0E00
0xFFFF0948
0xFFFF0900
0xFFFF0730
0xFFFF0700
0xFFFF0620
0xFFFF0600
0xFFFF0570
0xFFFF0500
0xFFFF0490
0xFFFF0470
0xFFFF0450
0xFFFF0420
0xFFFF0404
0xFFFF0394
0xFFFF0380
0xFFFF0370
0xFFFF0360
0xFFFF0350
0xFFFF0340
0xFFFF0334
0xFFFF0320
0xFFFF0238
0xFFFF0220
0xFFFF0140
0xFFFF0000
Figure 7. Memory Mapped Registers
Preliminary Technical Data
PLL AND OSCILLATOR
GENERAL PURPOSE
GENERAL PURPOSE
SYSTEM CONTROL
FLASH CONTROL
CONTROLLER
REFERENCE
WATCHDOG
REMAP AND
INTERFACE
SELECTION
INTERRUPT
BANDGAP
CONTROL
WAKE UP
SPI/I
TIMER
TIMER
TIMER
TIMER
UART
PWM
GPIO
DAC
ADC
SPI
I
2
C
2
C