mpc8536e Freescale Semiconductor, Inc, mpc8536e Datasheet - Page 59
mpc8536e
Manufacturer Part Number
mpc8536e
Description
Mpc8536e Powerquicctm Iii Integrated Processor Hardware Specifications
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MPC8536E.pdf
(128 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mpc8536eAVTAKG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8536eAVTAKGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8536eAVTANG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8536eAVTANGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8536eAVTAOG
Manufacturer:
FREESCAL
Quantity:
156
Part Number:
mpc8536eAVTAQGA
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mpc8536eAVTATGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8536eBVTANG
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8536eBVTATHA
Manufacturer:
FREESCAL
Quantity:
159
Company:
Part Number:
mpc8536eBVTAULA
Manufacturer:
FREESCAL
Quantity:
850
Company:
Part Number:
mpc8536eBVTAVL
Manufacturer:
FREESCAL
Quantity:
160
2.9.3.4.2
Table 42
recovered from the data.
Freescale Semiconductor
At recommended operating conditions with X2V
Deterministic Jitter Tolerance
Combined Deterministic and Random Jitter Tolerance
Sinusoidal Jitter Tolerance
Total Jitter Tolerance
Bit Error Ratio
Unit Interval
AC Coupling Capacitor
Notes:
1. Measured at receiver.
2. Each UI is 800 ps ± 100 ppm.
3. The external AC coupling capacitor is required. It is recommended to be placed near the device transmitter outputs.
provides the SGMII receive AC timing specifications. Source synchronous clocking is not supported. Clock is
− V
− V
V
RX_DIFFp-p-max
SGMII Receive AC Timing Specifications
V
RX_DIFFp-p-max
RX_DIFFp-p-min
RX_DIFFp-p-min
MPC8536E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2
Parameter
Figure 31
/2
/2
/2
/2
0
Table 42. SGMII Receive AC Timing Specifications
Figure 31. SGMII Receiver Input Compliance Mask
shows the SGMII Receiver Input Compliance Mask eye diagram.
0
DD
= 1.0V ± 5%.
0.275
Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management
Symbol
JSIN
BER
JDR
C
0.4
JD
JT
UI
TX
Time (UI)
799.92
0.37
0.55
0.65
Min
0.1
—
5
0.6
Typ
800
—
—
—
—
—
—
0.725
800.08
10
Max
200
—
—
—
—
-12
UI p-p
UI p-p
UI p-p
UI p-p
Unit
ps
nF
1
Notes
—
1
1
1
1
2
3
59