mpc8536e Freescale Semiconductor, Inc, mpc8536e Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
mpc8536e
Manufacturer Part Number
mpc8536e
Description
Mpc8536e Powerquicctm Iii Integrated Processor Hardware Specifications
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MPC8536E.pdf
(128 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mpc8536eAVTAKG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8536eAVTAKGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8536eAVTANG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8536eAVTANGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8536eAVTAOG
Manufacturer:
FREESCAL
Quantity:
156
Part Number:
mpc8536eAVTAQGA
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mpc8536eAVTATGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8536eBVTANG
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8536eBVTATHA
Manufacturer:
FREESCAL
Quantity:
159
Company:
Part Number:
mpc8536eBVTAULA
Manufacturer:
FREESCAL
Quantity:
850
Company:
Part Number:
mpc8536eBVTAVL
Manufacturer:
FREESCAL
Quantity:
160
At recommended operating conditions with GV
Controller Skew for MDQS—MDQ/MECC
Note:
1. t
2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t
3. Maximum DDR2 and DDR3 frequency is 667MHz.
DDR2 and DDR3 SDRAM
3
34
At recommended operating conditions with GV
Figure 8
be captured with MDQS[n]. This should be subtracted from the total timing budget.
by the following equation: t
of t
CISKEW
AC input low voltage
AC input high voltage
CISKEW
MDQS[n]
shows the DDR2 and DDR3 SDRAM interface input timing diagram.
MDQ[x]
represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will
.
MCK[n]
MCK[n]
Parameter
Table 18. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications
MPC8536E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2
Table 17. DDR3 SDRAM Input AC Timing Specifications for 1.5-V Interface
Parameter
DISKEW
=+/-(T/4 - abs(t
Figure 8. DDR SDRAM Input Timing Diagram
DD
DD
of 1.8 V ± 5% for DDR2 or 1.5 V ± 5% for DDR3.
667 MHz
533 MHz
400 MHz
of 1.5 V ± 5%. DDR3 data rate is between 606MHz and 667MHz.
Symbol
V
V
t
t
IH
IL
MCK
DISKEW
CISKEW
Symbol
t
CISKEW
)) where T is the clock period and abs(t
MV
—
—
—
REF
Min
D0
—
+ 0.175
–240
–300
–365
Min
D1
—
t
DISKEW
MV
REF
Max
—
– 0.175
Max
240
300
365
—
DISKEW
CISKEW
Freescale Semiconductor
.This can be determined
Unit
) is the absolute value
V
V
Unit
ps
—
—
—
Notes
—
—
Notes
1, 2
—
—
3