dac1208d650 NXP Semiconductors, dac1208d650 Datasheet - Page 88

no-image

dac1208d650

Manufacturer Part Number
dac1208d650
Description
Dac1208d650 Dual 12-bit Dac; Up To 650 Msps; 2?, 4? Or 8? Interpolating With Jesd204a Interface
Manufacturer
NXP Semiconductors
Datasheet
NXP Semiconductors
Table 199. LN3_CFG_11 register (address 1Bh) bit description
Default settings are shown highlighted.
Table 200. LN3_CFG_12 register (address 1Ch) bit description
Default settings are shown highlighted.
Table 201. LN3_CFG_13 register (address 1Dh) bit description
Default settings are shown highlighted.
Table 202. PAGE_ADDRESS register (address 1Fh) bit description
Default settings are shown highlighted.
DAC1208D650
Product data sheet
Bit
7 to 0
Bit
7 to 0
Bit
7 to 0
Bit
2 to 0
Symbol
LN3_RES1[7:0]
Symbol
LN3_RES2[7:0]
Symbol
LN3_FCHK[7:0]
Symbol
PAGE[2:0]
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 14 December 2010
Access
R
Access
R
Access
R
Access
R/W
2×, 4× or 8× interpolating DAC with JESD204A interface
Value
-
Value
-
Value
Value
0h
-
Description
lane 3 reserved field
Description
lane 3 reserved field
Description
Description
page_address
lane 3 checksum
DAC1208D650
© NXP B.V. 2010. All rights reserved.
88 of 98

Related parts for dac1208d650