upd78f0730 Renesas Electronics Corporation., upd78f0730 Datasheet - Page 231

no-image

upd78f0730

Manufacturer Part Number
upd78f0730
Description
8-bit Single-chip Microcontroller
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
NEC
Quantity:
538
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
upd78f0730MC-CAB-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
(4) Clock selection register 6 (CKSR6)
Address: FF56H After reset: 00H R/W
Remark CKSR6 can be refreshed (the same value is written) by software during a communication operation
Note Note the following points when selecting the TM50 output as the base clock.
Caution Make sure POWER6 = 0 when rewriting TPS63 to TPS60.
Remarks 1. f
Symbol
CKSR6
This register selects the base clock of serial interface UART6.
CKSR6 can be set by an 8-bit memory manipulation instruction.
Reset signal generation sets this register to 00H.
• Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0)
• PWM mode (TMC506 = 1)
It is not necessary to enable the TO50 pin as a timer output pin in any mode.
Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation
(TMC501 = 1).
Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty =
50%.
(when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 =
1).
2. TMC506: Bit 6 of 8-bit timer mode control register 50 (TMC50)
TPS63
TMC501: Bit 1 of TMC50
PRS
7
0
0
0
0
0
0
0
0
0
1
1
1
1
: Peripheral hardware clock frequency
Figure 10-5. Format of Clock Selection Register 6 (CKSR6)
TPS62
Other than above
6
0
0
0
0
0
1
1
1
1
0
0
0
0
CHAPTER 10 SERIAL INTERFACE UART6
Preliminary User’s Manual U19014EJ1V0UD
TPS61
5
0
0
0
1
1
0
0
1
1
0
0
1
1
TPS60
4
0
0
1
0
1
0
1
0
1
0
1
0
1
f
f
f
f
f
f
f
f
f
f
f
TM50 output
Setting prohibited
PRS
PRS
PRS
PRS
PRS
PRS
PRS
PRS
PRS
PRS
PRS
TPS63
/2
/2
/2
/2
/2
/2
/2
/2
/2
/2
2
3
4
5
6
7
8
9
10
3
Note
Base clock (f
TPS62
12 MHz
6 MHz
3 MHz
1.5 MHz
750 kHz
375 kHz
187.5 kHz
93.75 kHz
46.875 kHz
23.438 kHz
11.719 kHz
2
f
PRS
= 12 MHz
XCLK6
) selection
TPS61
1
16 MHz
8 MHz
4 MHz
2 MHz
1 MHz
500 kHz
250 kHz
125 kHz
62.5 kHz
31.25 kHz
15.625 kHz
f
PRS
= 16 MHz
TPS60
0
231

Related parts for upd78f0730