DSP56F807 Motorola Inc, DSP56F807 Datasheet - Page 29

no-image

DSP56F807

Manufacturer Part Number
DSP56F807
Description
56F807 16-bit Hybrid Processor
Manufacturer
Motorola Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56F807FA80E
Manufacturer:
MOTOLOLA
Quantity:
586
Part Number:
DSP56F807PY80
Quantity:
5 510
Part Number:
DSP56F807PY80
Manufacturer:
FREESCAL
Quantity:
244
Part Number:
DSP56F807PY80
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56F807PY80E
Manufacturer:
CYPRESS
Quantity:
1 200
Part Number:
DSP56F807PY80E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F807PY80E
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56F807PY80E
0
Part Number:
DSP56F807VF80
Manufacturer:
MOTOLOLA
Quantity:
745
Part Number:
DSP56F807VF80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F807VF80E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F807VF80E
Manufacturer:
FREESCALE
Quantity:
20 000
Operating Conditions:
3.7 Reset, Stop, Wait, Mode Select, and Interrupt Timing
,5
56F807 Technical Data
OMR Bit 6 = 0
OMR Bit 6 = 1
RESET Deassertion to First External Address Output
IRQA, IRQB Assertion to External Data Memory Access
IRQA, IRQB Assertion to General Purpose Output Valid,
caused by first instruction execution in the interrupt
service routine
IRQA Low to First Valid Interrupt Vector Address Out
IRQA Width Assertion to Recover from Stop State
Delay from IRQA Assertion to Fetch of first instruction
(exiting Stop)
OMR Bit 6 = 0
OMR Bit 6 = 1
Duration for Level Sensitive IRQA Assertion to Cause
Delay from Level Sensitive IRQA Assertion to First
RESET Assertion to Address, Data and Control Signals
High Impedance
Minimum RESET Assertion Duration
Edge-sensitive Interrupt Request Width
Out Valid, caused by first instruction execution in the
interrupt service routine
recovery from Wait State
the Fetch of First IRQA Interrupt Instruction (exiting Stop)
OMR Bit 6 = 0
OMR Bit 6 = 1
Interrupt Vector Address Out Valid (exiting Stop)
OMR Bit 6 = 0
OMR Bit 6 = 1
1.
2.
3.
This is not the minimum required so that the IRQA interrupt is accepted.
4.
5.
In the formulas, T = clock cycle. For an operating frequency of 80MHz, T = 12.5ns.
Circuit stabilization delay is required during reset when using an external clock or crystal oscillator in two cases:
• After power-on reset
• When recovering from Stop state
The minimum is specified for the duration of an edge-sensitive IRQA interrupt required to recover from the Stop state.
The interrupt instruction fetch is visible on the pins only in Mode 3.
Parameters listed are guaranteed by design.
Table 30. Reset, Stop, Wait, Mode Select, and Interrupt Timing
Characteristic
V
3
SS
= V
Freescale Semiconductor, Inc.
SSA
For More Information On This Product,
= 0 V, V
2
DD
Go to: www.freescale.com
= V
DDA
4
= 3.0–3.6 V, T
Reset, Stop, Wait, Mode Select, and Interrupt Timing
Symbol
t
t
t
t
t
RAZ
t
RDA
t
IRW
IDM
t
IRQ
t
t
RA
IRI
IW
t
IG
IF
II
A
= –40 to +85 C, C
275,000T
128T
1.5T
Min
33T
15T
16T
13T
2T
275,000T
275,000T
275,000T
L
Max
34T
12T
12T
12T
21
50pF
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1,5
Figure 14
Figure 14
Figure 14
Figure 15
Figure 16
Figure 16
Figure 17
Figure 18
Figure 18
Figure 19
Figure 19
Figure
See
29

Related parts for DSP56F807