DSP56F807 Motorola Inc, DSP56F807 Datasheet - Page 10

no-image

DSP56F807

Manufacturer Part Number
DSP56F807
Description
56F807 16-bit Hybrid Processor
Manufacturer
Motorola Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56F807FA80E
Manufacturer:
MOTOLOLA
Quantity:
586
Part Number:
DSP56F807PY80
Quantity:
5 510
Part Number:
DSP56F807PY80
Manufacturer:
FREESCAL
Quantity:
244
Part Number:
DSP56F807PY80
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56F807PY80E
Manufacturer:
CYPRESS
Quantity:
1 200
Part Number:
DSP56F807PY80E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F807PY80E
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56F807PY80E
0
Part Number:
DSP56F807VF80
Manufacturer:
MOTOLOLA
Quantity:
745
Part Number:
DSP56F807VF80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F807VF80E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F807VF80E
Manufacturer:
FREESCALE
Quantity:
20 000
2.5 Interrupt and Program Control Signals
10
No. of
No. of
Pins
Pins
1
1
1
1
1
1
1
Signal
Name
WR
Signal
DS
RD
PS
Name
RSTO
IRQA
IRQB
Signal
Output
Output
Output
Output
Type
Table 10. Interrupt and Program Control Signals
(Schmitt)
(Schmitt)
Signal
Output
Type
Input
Input
Freescale Semiconductor, Inc.
State During
For More Information On This Product,
Tri-stated
Tri-stated
Tri-stated
Tri-stated
Reset
State During
Table 9. Bus Control Signals
Output
Reset
Input
Input
Go to: www.freescale.com
Program Memory Select—PS is asserted low for external program
memory access.
Data Memory Select—DS is asserted low for external data
memory access.
Write Enable—WR is asserted during external memory write
cycles. When WR is asserted low, pins D0–D15 become outputs
and the device puts data on the bus. When WR is deasserted high,
the external data is latched inside the external device. When WR is
asserted, it qualifies the A0–A15, PS, and DS pins. WR can be
connected directly to the WE pin of a Static RAM.
Read Enable—RD is asserted during external memory read cycles.
When RD is asserted low, pins D0–D15 become inputs and an
external device is enabled onto the device’s data bus. When RD is
deasserted high, the external data is latched inside the device.
When RD is asserted, it qualifies the A0–A15, PS, and DS pins. RD
can be connected directly to the OE pin of a Static RAM or ROM.
External Interrupt Request A—The IRQA input is a
synchronized external interrupt request that indicates that an
external device is requesting service. It can be programmed to
be level-sensitive or negative-edge-triggered.
External Interrupt Request B—The IRQB input is an external
interrupt request that indicates that an external device is
requesting service. It can be programmed to be level-sensitive
or negative-edge-triggered.
Reset Output—This output reflects the internal reset state of
the chip.
Signal Description
Signal Description
56F807 Technical Data

Related parts for DSP56F807