DF2211NP24V Renesas Technology / Hitachi Semiconductor, DF2211NP24V Datasheet - Page 251

no-image

DF2211NP24V

Manufacturer Part Number
DF2211NP24V
Description
H8S/2200 Series, 2212 Group, USB, RTC, HSS TNP-64B; Vcc= 2.7 to 3.6 volts, Temp= -20 to 75 C; Package: PVQN0064LB-A
Manufacturer
Renesas Technology / Hitachi Semiconductor
Datasheet
7.4.9
Short Address Mode: Figure 7.15 shows a transfer example in which TEND* output is enabled
and byte-size short address mode transfer (sequential/idle/repeat mode) is performed from external
8-bit, 2-state access space to internal I/O space.
A one-byte or one-word transfer is performed for one transfer request, and after the transfer the
bus is released. While the bus is released one or more bus cycles are inserted by the CPU.
In the transfer end cycle (the cycle in which the transfer counter reaches 0), a one-state DMA dead
cycle is inserted after the DMA write cycle.
In repeat mode, when TEND* output is enabled, TEND* output goes low in the transfer cycle in
which the transfer counter reaches 0.
Note: * This LSI does not support TEND output.
Address bus
Note: * This LSI does not support TEND output.
TEND*
HWR
LWR
DMAC Bus Cycles (Dual Address Mode)
RD
φ
Bus release
Figure 7.15 Example of Short Address Mode Transfer
DMA read
DMA write
Bus release
DMA read DMA write
Rev.7.00 Dec. 24, 2008 Page 197 of 698
Bus release
DMA read DMA write
Last transfer cycle
REJ09B0074-0700
DMA
dead
Bus release

Related parts for DF2211NP24V