AT32UC3C1512C Atmel Corporation, AT32UC3C1512C Datasheet - Page 731

• Manufacturer Part Number: AT32UC3C1512C
• Manufacturer: Atmel Corporation

Specifications of AT32UC3C1512C

• Flash (kbytes): 512 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 66 MHz
• Cpu: 32-bit AVR
• # Of Touch Channels: 32
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 81
• Ext Interrupts: 100
• Usb Transceiver: 1
• Quadrature Decoder Channels: 2
• Usb Speed: Full Speed
• Usb Interface: Device + OTG
• Spi: 7
• Twi (i2c): 3
• Uart: 5
• Can: 2
• Lin: 5
• Ssc: 1
• Ethernet: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 4
• Resistive Touch Screen: No
• Dac Channels: 4
• Dac Resolution (bits): 12
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 68
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0 to 3.6 or 4.5 to 5.5
• Operating Voltage (vcc): 3.0 to 3.6 or 4.5 to 5.5
• Fpu: Yes
• Mpu / Mmu: Yes / No
• Timers: 6
• Output Compare Channels: 22
• Input Capture Channels: 12
• Pwm Channels: 19
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

28. Two-wire Slave Interface (TWIS)
28.1
28.2
32117C–AVR-08/11
Features
Overview
Rev.: 1.2.0.1
•
•
•
•
•
•
•
The Atmel Two-wire Slave Interface (TWIS) interconnects components on a unique two-wire
bus, made up of one clock line and one data line with speeds of up to 400 kbit/s, based on a
byte-oriented transfer format. It can be used with any Atmel Two-wire Interface bus, I²C, or
SMBus-compatible master. The TWIS is always a bus slave and can transfer sequential or sin-
gle bytes.
Below,
compatible device.
Table 28-1.
Note:
I²C
Standard-mode (100 kbit/s)
Fast-mode (400 kbit/s)
7 or 10 bits Slave Addressing
START BYTE
Repeated Start (Sr) Condition
ACK and NAK Management
Slope control and input filtering (Fast mode)
Clock stretching
Compatible with I
Compatible with SMBus standard
Compatible with PMBus
DMA interface for reducing CPU load
Arbitrary transfer lengths, including 0 data bytes
Optional clock stretching if transmit or receive buffers not ready for data transfer
32-bit Peripheral Bus interface for configuration of the interface
– Transfer speeds of 100 and 400 kbit/s
– 7 and 10-bit and General Call addressing
– Hardware Packet Error Checking (CRC) generation and verification with ACK response
– SMBALERT interface
– 25 ms clock low timeout delay
– 25 ms slave cumulative clock low extend time
Standard
Table 28-1
1. START + b000000001 + Ack + Sr
(1)
Atmel TWIS Compatibility with I²C Standard
lists the compatibility level of the Atmel Two-wire Slave Interface and a full I²C
²
C standard
Atmel TWIS
Supported
Supported
Supported
Not Supported
Supported
Supported
Supported
Supported
AT32UC3C
731