AT32UC3A464 Atmel Corporation, AT32UC3A464 Datasheet - Page 868

no-image

AT32UC3A464

Manufacturer Part Number
AT32UC3A464
Description
Manufacturer
Atmel Corporation

Specifications of AT32UC3A464

Flash (kbytes)
64 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Usb Transceiver
1
Usb Speed
Hi-Speed
Usb Interface
Device + OTG
Spi
6
Twi (i2c)
2
Uart
4
Ssc
1
Sd / Emmc
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3A464-C1UR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A464-C1UT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A464-CIUT
Manufacturer:
ATMEL
Quantity:
180
Part Number:
AT32UC3A464-CIUT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3A464-U
Manufacturer:
XILINX
Quantity:
1
Part Number:
AT32UC3A464S-U
Manufacturer:
ATMEL
Quantity:
551
Figure 31-6. Interface mode switching sequence
31.6.4
31.6.5
32072G–11/2011
Data transfer requests
Interrupts
After the communication protocol with the Memory Stick starts, a data transfer request is
asserted to the CPU (DRQ bit in ISR) and to DMACA (internal signals), until data transfer of the
amount indicated by DSZ (CMD) is finished. However, the data transfer request stops when the
internal FIFO becomes either empty or full.
Like CPU, DMACA uses Peripheral Bus to access FIFO so it is not recommended to access MSI
registers during transfer. It is also not recommended to enable DRQ interrupt because ISR.DRQ
bit is automatically cleared when FIFO is accessed.
DMACA channel should be configured first and the data size should be a multiple of 64 bits
(FIFO size is 4 * 64bits).
The interrupt sources of MSI are :
Each interrupt source can be enabled in Interrupt Enable register (IER) and disabled in Interrupt
Disable register (IDR). The enable status is read in Interrupt Mask register (IMR). The status of
PEND : protocol command ended without error.
DRQ : data request, FIFO is full or empty.
MSINT : interrupt received from Memory Stick.
CRC : protocol ended with CRC error.
TOE : protocol ended with time out error.
CD : card detected (inserted or removed).
SET_R/W_REG_ADRS TPC
(
(
Set Parallel Interface Mode
MSSYS.SRAC=1, MSSYS.REI=1)
MSSYS.SRAC=0, MSSYS.REI=0)
Serial Interface Mode
(
WRITE_REG TPC
MSSYS.CLKDIV[7:0]=X)
system parameter
Change SCLK
(PAM bit)
OK
Error
868

Related parts for AT32UC3A464