AT32UC3A464 Atmel Corporation, AT32UC3A464 Datasheet - Page 514

no-image

AT32UC3A464

Manufacturer Part Number
AT32UC3A464
Description
Manufacturer
Atmel Corporation

Specifications of AT32UC3A464

Flash (kbytes)
64 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Usb Transceiver
1
Usb Speed
Hi-Speed
Usb Interface
Device + OTG
Spi
6
Twi (i2c)
2
Uart
4
Ssc
1
Sd / Emmc
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3A464-C1UR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A464-C1UT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A464-CIUT
Manufacturer:
ATMEL
Quantity:
180
Part Number:
AT32UC3A464-CIUT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3A464-U
Manufacturer:
XILINX
Quantity:
1
Part Number:
AT32UC3A464S-U
Manufacturer:
ATMEL
Quantity:
551
Figure 24-8. Transmitter Block Diagram
24.7.3
32072G–11/2011
Transmitter Clock
RX_FRAME_SYNC
Receiver Operations
TX_FRAME_SYNC
TFMR.DATLEN
TCMR.STTDLY
TFMR.FSDEN
Selector
Start
A received frame is triggered by a start event and can be followed by synchronization data
before data transmission.
The start event is configured by writing to the RCMR register. See
The frame synchronization is configured by writing to the Receive Frame Mode Register
(RFMR). See
The receiver uses a shift register clocked by the receiver clock signal and the start mode
selected in the RCMR register. The data is transferred from the shift register depending on the
data format selected.
When the receiver shift register is full, the SSC transfers this data in the Receive Holding Regis-
ter (RHR), the Receive Ready bit is set in the SR register (SR.RXREADY) and the data can be
read in the RHR register. If another transfer occurs before a read of the RHR
Receive Overrun bit is set in the SR register (SR.OVRUN) and the receiver shift register is trans-
ferred to the RHR register.
TFMR.MSBF
THR
Transmit Shift Register
Section
TFMR.DATDEF
0
24.7.5.
1
TSHR
0
1
TFMR.FSLEN
TCMR.STTDLY
TFMR.DATNB
TFMR.FSDEN
CR.TXEN
CR.TXDIS
SR.TXEN
Section
24.7.4.
TX_DATA
register
, the
514

Related parts for AT32UC3A464