ZL50110GAG Zarlink, ZL50110GAG Datasheet - Page 110
ZL50110GAG
Manufacturer Part Number
ZL50110GAG
Description
CESoP Processor 552-Pin BGA Tray
Manufacturer
Zarlink
Datasheet
1.ZL50110GAG.pdf
(113 pages)
Specifications of ZL50110GAG
Package
552BGA
Maximum Data Rate
1000 Mbps
Transmission Media Type
Fiber Optic
Power Supply Type
Analog
Typical Supply Current
950(Max) mA
Typical Operating Supply Voltage
1.8 V
Minimum Operating Supply Voltage
1.65 V
Maximum Operating Supply Voltage
1.95 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ZL50110GAG2
Manufacturer:
ZARLINK
Quantity:
60
- Current page: 110 of 113
- Download datasheet (2Mb)
15.0
API
ATM
CDP
CESoP
CESoPSN Circuit Emulation Services over Packet Switched Networks (draft-ietf-pwe3-cesopsn)
CONTEXT A programmed connection of a number of TDM timeslots assembled into a unique packet stream.
CPU
DMA
DPLL
DSP
GMII
H.100/H.110 High capacity TDM backplane standards
H-MVIP
IA
IETF
IP
JTAG
L2TP
LAN
LIU
MAC
MEF
MFA
MII
MIB
MPLS
MTIE
MVIP
OC3
PDH
PLL
PRS
PRX
Glossary
Application Program Interface
Asynchronous Transfer Mode
Context Descriptor Protocol (the protocol used by Zarlink’s MT9088x family of TDM-Packet devices)
Circuit Emulation Services over Packet
Central Processing Unit
Direct Memory Access
Digital Phase Locked Loop
Digital Signal Processor
Gigabit Media Independent Interface
High-performance Multi-Vendor Integration Protocol (a TDM bus standard)
Implementation Agreement
Internet Engineering Task Force
Internet Protocol (version 4, RFC 791, version 6, RFC 2460)
Joint Test Algorithms Group (generally used to refer to a standard way of providing a board-level test
facility)
Layer 2 Tunneling Protocol (RFC 2661)
Local Area Network
Line Interface Unit
Media Access Control
Metro Ethernet Forum
MPLS and Frame Relay Alliance
Media Independent Interface
Management Information Base
Multi Protocol Label Switching
Maximum Time Interval Error
Multi-Vendor Integration Protocol (a TDM bus standard)
Optical Carrier 3 - 155.52 Mbps leased line
Plesiochronous Digital Hierarchy
Phase Locked Loop
Primary Reference Source
Packet Receive
ZL50110/11/12/14
Zarlink Semiconductor Inc.
110
Data Sheet
Related parts for ZL50110GAG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
128, 256 and 1024 Channel CESoP Processors
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
Part Number:
Description:
Zarlink Semiconductor Inc [TV IF PREAMPLIFIER]
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
256 x 256 Channels (8 TDM Streams @ 2.048Mb/s) Non-blocking Digital Switch (DX)
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Video Programme Delivery Control Interface Circuit
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
SP8719520MHz LOW CURRENT TWO-MODULUS DIVIDERS
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
REMOTE CONTROL RECEIVER
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
2·5GHz ÷8192 PRESCALER
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
1·3GHz 4256 PRESCALER WITH LOW CURRENT AND LOW RADIATION
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet: