AN983B-BG-T-V8 Infineon Technologies, AN983B-BG-T-V8 Datasheet - Page 54

no-image

AN983B-BG-T-V8

Manufacturer Part Number
AN983B-BG-T-V8
Description
IC PCI TO ETHERNET LAN 128-PQFP
Manufacturer
Infineon Technologies
Datasheet

Specifications of AN983B-BG-T-V8

Applications
Ethernet Controller
Interface
USB
Voltage - Supply
3 V ~ 3.6 V
Package / Case
128-BFQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
AN983BBGTV8
SP000074652

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AN983B-BG-T-V8
Manufacturer:
Infineon Technologies
Quantity:
10 000
Field
CAL
PBL
BLE
DSL
BAR
SWR
Transmit Demand Register
TDR_CSR1
Transmit Demand Register
Data Sheet
Bits
15:14
13:8
7
6:2
1
0
Type
rw*
rw*
rw*
rw*
rw*
rw*
Description
Cache Alignment, Address Boundary for Data Burst, Set after Reset
Note: rw*: Before writing the transmitting and receiving operations should
00
01
10
11
Programmable Burst Length
This value defines the maximum number of DW to be transferred in one
DMA transaction. Value: 0 (unlimited), 1, 2, 4, 8, 16 (default), 32
Note: rw*: Before writing the transmitting and receiving operations should
Big or Little Endian Selection
Note: rw*: Before writing the transmitting and receiving operations should
0
1
Descriptor Skip Length
Defines the gap between two descriptions in the units of DW.
Note: rw*: Before writing the transmitting and receiving operations should
Bus Arbitration
Note: rw*: Before writing the transmitting and receiving operations should
0
1
Software Reset
Note: rw*: Before writing the transmitting and receiving operations should
1
Registers and Descriptors DescriptionPCI Control/Status Registers
B
B
B
B
B
B
B
B
B
be stopped.
be stopped.
be stopped.
be stopped.
be stopped.
be stopped.
signal will be cleared by AN983B/BX itself after it completed the
reset process.
, reserved (default)
, 8 DW boundary alignment
, 16 DW boundary alignment
, 32 DW boundary alignment
, little endian (e.g. INTEL)
, big endian (only for data buffer)
, receive higher priority
, transmit higher priority
, reset all internal hardware except configuration registers. This
Offset
08
54
H
Rev. 1.81, 2005-12-15
AN983B/BX
Reset Value
FFFF FFFF
H

Related parts for AN983B-BG-T-V8