PI7C9X110BNBE Pericom Semiconductor, PI7C9X110BNBE Datasheet - Page 88

IC PCIE TO PCI REV BRG 160LFBGA

PI7C9X110BNBE

Manufacturer Part Number
PI7C9X110BNBE
Description
IC PCIE TO PCI REV BRG 160LFBGA
Manufacturer
Pericom Semiconductor
Datasheets

Specifications of PI7C9X110BNBE

Applications
PCI-to-PCI Bridge
Interface
I²C
Voltage - Supply
1.8 V
Package / Case
160-LBGA
Mounting Type
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Rad Hardened
No
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X110BNBE
Manufacturer:
PLX
Quantity:
1 238
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM31
Quantity:
193
Part Number:
PI7C9X110BNBE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
PI7C9X110BNBE
0
7.5.33 SECONDARY LATENCY TIME REGISTER – OFFSET 4Ch
7.5.34 SECONDARY HEADER TYPE REGISTER – OFFSET 4Ch
7.5.35 SECONDARY CSR AND MEMORY 0 BASE ADDRESS REGISTER – OFFSET 50h
Pericom Semiconductor – Confidential
BIT
1:0
2
3
4
5
7:6
BIT
15:8
BIT
22:16
23
31:24
BIT
0
2:1
3
11:4
FUNCTION
Reserved
Cache Line Size
Cache Line Size
Cache Line Size
Cache Line Size
Reserved
FUNCTION
Secondary Latency Timer
FUNCTION
Other Bridge Configuration
Single Function Device
Reserved
FUNCTION
Space Indicator
Address Type
Prefetchable control
Reserved
TYPE
TYPE
TYPE
TYPE
RO /
RW
RW
RW
RW
RW
RO
RO
RO
RO
RO
RO
RO
RO
RO
Page 88 of 144
DESCRIPTION
00: Cache line size of 1 DW and 2 DW are not supported
Reset to 00
1: Cache line size = 4 double words
Reset to 0
1: Cache line size = 8 double words
Reset to 0
1: Cache line size = 16 double words
Reset to 0
1: Cache line size = 32 double words
Reset to 0
Bit [7:6] not supported
Reset to 00
DESCRIPTION
8 bits of secondary latency timer in PCI
REVERSE BRIDGE –
RO with reset to 00h
FORWARD BRIDGE –
RW with reset to 00h in PCI mode
DESCRIPTION
Type-0 header format configuration (10 – 3Fh)
Reset to 0000000
0: Indicates single function device
Reset to 0
Reset to 00h
DESCRIPTION
0: Memory space
1: IO space
Reset to 0
00: 32-bit address decode range
01: 64-bit address decode range
10 and 11: reserved
Reset to 00
0: Memory space is non-prefetchable
1: Memory space is prefetchable
Reset to 0
Reset to 0
April 2010, Revision 3.0
PCIe-to-PCI Reversible Bridge
PI7C9X110

Related parts for PI7C9X110BNBE