MC145574AAER2 Freescale Semiconductor, MC145574AAER2 Datasheet - Page 45

no-image

MC145574AAER2

Manufacturer Part Number
MC145574AAER2
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC145574AAER2

Number Of Line Interfaces
1
Control Interface
HDLC
Lead Free Status / Rohs Status
Compliant
MOTOROLA
5.3.4
5.3.5
5.5.1
5.5.2
5.4
5.5
SCPEN
This signal, when held low, selects the SCP for the transfer of control, status, and data information
into and out of the MC145574 S/T transceiver. SCPEN should be held low for 8 or 16 periods of the
SCPCLK signal, in order for information to be transferred into or out of the MC145574 S/T transceiver.
The phase relationship of SCPEN, with respect to SCPCLK, is as shown in Figures 5–1 through 5–6
inclusive.
The transition of SCPEN going high will abort any SCP operation in progress, and will force the SCP Tx
pin into the high–impedance state.
IRQ
IRQ is an open drain output to the device used for indicating that an interrupt condition exists. This
pin is normally pulled high by an external resistor. When this pin goes low, it indicates a read operation
of the interrupt status register (NR3) is required.
SCP HIGH-IMPEDANCE DIGITAL OUTPUT MODE (SCP HIDOM)
The MC145574 S/T transceiver has the capability of forcing all output pins of the MC145574 (both
analog and digital) to the high–impedance state. This feature, known as the “Serial Control Port High–
Impedance Digital Output Mode”, or SCP HIDOM, is provided to allow “in circuit” testing of other circuits
or devices resident on the same PCB, without requiring the removal of the MC145574.
The SCP HIDOM mode is entered by holding SCPEN low for a minimum of 33 consecutive rising
edges of SCPCLK while SCP Rx is high. After entering this mode, if SCPEN goes high or if SCP Rx
goes low, the device will exit the SCP HIDOM mode and return to normal operation.
ADDITIONAL NOTES
SCP Independent of Crystal
The MC145574 S/T transceiver operates with a 15.36 MHz crystal frequency. Details of the crystal
circuit can be found in Section 7. The SCP operates independently of the 15.36 MHz crystal; i.e.,
the SCP can be accessed in the presence or absence of the 15.36 MHz input.
SCP Slave
The SCP in the MC145574 always operates in the SCP slave mode. The SCP slave mode is defined
as having SCPCLK and SCPEN as inputs to the device. Thus, any device which communicates with
the MC145574 via the SCP must be able to operate in the SCP master mode where SCPCLK and
SCPEN are outputs. Note that the MC145488 dual data link controller (DDLC) and 68302 operate
in the SCP master mode.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
MC145574
5–7

Related parts for MC145574AAER2