MC68MH360ZP25VL Freescale Semiconductor, MC68MH360ZP25VL Datasheet - Page 79

IC MPU QUICC ETHER 25MHZ 357PBGA

MC68MH360ZP25VL

Manufacturer Part Number
MC68MH360ZP25VL
Description
IC MPU QUICC ETHER 25MHZ 357PBGA
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68MH360ZP25VL

Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68MH360ZP25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68MH360ZP25VL
Manufacturer:
ST
0
Table 5-3 shows functions available for various protocols on each SCC for the MC68360.
Figure 5-7 to Figure 5-10 show that not all the functions available to each SCC can be used
simultaneously due to overlaps of the register locations stored in the parameter RAM. For
example, in Figure 5-8, the SPI area overlaps the Ethernet area, which means the user can
use either SPI or Ethernet on SCC2, but not both at once.
5.3.2 Parameter RAM Usage for QMC over Several SCCs
There are two possible memory configurations for operating the QMC protocol on several
SCCs. For each SCC in QMC protocol, a global parameter area is used, consuming at most
170 bytes if every global area contains the routing tables. The time slot assignment tables
(TSATRx and TSATTx) together occupy 128 bytes. The tables for each SCC in the
parameter RAM can be duplicated, requiring 170 bytes per SCC.
Alternatively, multiple SCCs can use one set of common time slot assignment tables
(TSATRx and TSATTx), as described in Section 2.1.3, “TSATRx/TSATTx Pointers and
Time Slot Assignment Table.” One SCC RAM page uses 172 bytes, 44 bytes for registers
and 128 bytes for the common time slot assignment tables, allowing the other SCCs to use
only 44 bytes of parameter RAM for QMC protocol, freeing 128 bytes. This alternative is
referred to as ‘QMC on Multiple SCCs’ in Figure 5-7 to Figure 5-15.
SCC1 Yes
SCC2 Yes
SCC3 Yes
SCC4 Yes
No
No
No
No
Available?
Function
The gaps shown between RAM pages are not implemented on
the MC68360MH and cannot be addressed.
Misc
SPI, Timer
IDMA1, SMC1 IDMA1, SMC1 IDMA1, SMC1
IDMA2, SMC2 IDMA2, SMC2 IDMA2, SMC2
Transparent
Freescale Semiconductor, Inc.
For More Information On This Product,
Table 5-3. MC68360 Functions Available
Misc
SPI, Timer
Go to: www.freescale.com
Chapter 5. Buffer Descriptors
HDLC
NOTE
Misc
SPI, Timer
UART
Misc
Timer
SPI
IDMA1, SMC1
IDMA2, SMC2
Ethernet
Misc
Timer
SPI
IDMA1, SMC1
IDMA2, SMC2
QMC
Misc
Timer
SPI
IDMA1
SMC1
IDMA2
SMC2
Shared
QMC

Related parts for MC68MH360ZP25VL