ADUC7039BCP6Z-RL Analog Devices Inc, ADUC7039BCP6Z-RL Datasheet - Page 80

• Manufacturer Part Number: ADUC7039BCP6Z-RL
• Description: Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7039BCP6Z-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI
• Peripherals: POR, Temp Sensor, WDT
• Number Of I /o: 6
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 32-LFCSP
• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption

ADuC7039
High Voltage Status Register
Name:
Address:
Default Value:
Access:
Function:
Table 60. HVSTA Bit Designations
Bit
7 to 3
2
1
0
LOW VOLTAGE FLAG (LVF)
The ADuC7039 features a low voltage flag (LVF) that, when
enabled, allows the user to monitor REG_DVDD (see the Low
Voltage Flag (LVF) section). When enabled via HVCFG[4], the
LVF can be monitored through HVSTA[2]. If REG_DVDD drops
below 2.1 V, then HVSTA[2] is cleared and the RAM contents
are corrupted. After the LVF is enabled, it is only reset by
REG_DVDD dropping below 2.1 V or by disabling the LVF
functionality using HVCFG[4].
HANDLING HV INTERFACE INTERRUPT AND HV
COMMUNICATION
HV Interrupt
An interrupt controller is also integrated with the high voltage
circuits. If enabled through IRQEN[10], a LIN short circuit
event can assert the high voltage interrupt signal and interrupt
the MCU core.
HVSTA
Indirectly addressed via the HVCON high voltage interface
0x00
Read only, this register should only be read on a high voltage interrupt
This 8-bit, read-only register reflects a change of state for all the corresponding bits in the HVMON register. This
register is not an MMR and does not appear in the MMR memory map. It is accessed through the HVCON registered
interface and data is read back from this register via HVDAT. In response to a high voltage interrupt event, the high
voltage interrupt controller simultaneously and automatically loads the current value of the high voltage status register
(HVSTA) into the HVDAT register.
Description
Reserved. These bits should not be used and are reserved for future use.
Low voltage flag status bit. Valid only if enabled via HVCFG[4].
This bit is 0 on power-on if REG_DVDD has dropped below 2.1 V. In this state, RAM contents can be deemed corrupt.
This bit is 1 on power-on if REG_DVDD has not dropped below 2.1 V. In this state, RAM contents can be deemed valid. It
is only cleared by re-enabling the low voltage flag in HVCFG[4].
Reserved. This bit should not be used and is reserved for future use.
LIN short-circuit status interrupt.
This bit is 0 during normal LIN operation and is cleared automatically by reading the HVSTA register.
This bit is 1 if a LIN short circuit is detected. In this condition, the LIN driver is automatically disabled.
Rev. B | Page 80 of 92
Although the normal MCU response to this interrupt event is
to vector to the IRQ or FIQ interrupt vector address, the high
voltage interrupt controller simultaneously and automatically
loads the current value of the high voltage status register
(HVSTA) into the HVDAT register. During this time, the
busy bit in HVCON[0] is set to indicate the transfer is in
progress and clears after 10 μs to indicate the HVSTA
contents are available in HVDAT.
The interface should be interrupt driven. The interrupt handler
can, therefore, poll the busy bit in HVCON until it deasserts.
Once the busy bit is cleared, HVCON[1] must be checked to
ensure the data was read correctly. Then the HVDAT register
can be read. At this time, HVDAT holds the value of the
HVSTA register.
Reading the HVSTA register clears the interrupt; therefore,
it is not recommended to read HVSTA at any time.