ADUC7039BCP6Z-RL Analog Devices Inc, ADUC7039BCP6Z-RL Datasheet - Page 33

• Manufacturer Part Number: ADUC7039BCP6Z-RL
• Description: Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7039BCP6Z-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI
• Peripherals: POR, Temp Sensor, WDT
• Number Of I /o: 6
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 32-LFCSP
• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption

ADC MMR INTERFACE
The ADC is controlled and configured through a number of
MMRs that are described in detail in the following sections.
All bits defined in the top eight MSBs (Bits[15:8]) of the ADCSTA
MMR are used as flags only and do not generate interrupts. All
bits defined in the lower eight LSBs (Bits[7:0]) of this MMR are
logic OR’ e d to produce a single ADC interrupt to the MCU core. In
response to an ADC interrupt, user code should interrogate the
ADCSTA MMR to determine the source of the interrupt. Each
ADC interrupt source can be individually masked via the
ADCMSKI MMR described in the ADC Interrupt Mask
Register section.
All ADC result ready bits are cleared by a read of the ADC0DAT
MMR. If the current channel ADC is not enabled, all ADC result
ready bits are cleared by a read of the ADC1DAT MMR. To
ensure that I-ADC and V/T-ADC conversion data are syn-
chronous, user code should first read the ADC1DAT MMR
Table 27. ADCSTA MMR Bit Designations
Bit
15
14
13
12
11 to 6
5
4
3
2
1
0
Description
ADC calibration status.
This bit is set automatically in hardware to indicate an ADC calibration cycle has been completed.
This bit is cleared automatically after any of the following registers are written to: ADCMDE, ADCFLT, or ADC0CON.
Reserved.
ADC voltage/temperature conversion error.
This bit is set automatically in hardware to indicate that a voltage conversion overrange or underrange has occurred. The
conversion result is clamped to negative full scale (underrange error) or positive full scale (overrange error) in this case.
This bit is cleared automatically when a valid (in-range) voltage conversion result is written to the ADC1DAT register.
ADC current conversion error.
This bit is set automatically in hardware to indicate that a current conversion overrange or underrange has occurred. The
conversion result is clamped to negative full scale (underrange error) or positive full scale (overrange error) in this case.
This bit is cleared automatically when a valid (in-range) current conversion result is written to the ADC0DAT register.
Not used. These bits are reserved for future functionality and should not be monitored by user code.
ADC continuous interrupt bit.
This bit is set automatically after each I-ADC conversion. Results of the ADCs might not be valid. This bit is only active if enabled in
the ADCMDE MMR.
This bit is cleared when user code reads ADC0DAT.
Current channel ADC comparator threshold.
This bit is only valid if the current channel ADC comparator is enabled via the ADCCFG MMR.
This bit is set by hardware if the absolute value of the I-ADC conversion result exceeds the value written in the ADC0TH MMR.
This bit is cleared automatically by hardware when reconfiguring the ADC.
Reserved.
Temperature conversion result ready bit.
If the temperature channel ADC is enabled, this bit is set by hardware as soon as a valid temperature conversion result is written in
the temperature data register (ADC1DAT MMR). It is also set at the end of a calibration.
This bit is cleared when user code reads either ADC1DAT or ADC0DAT.
Voltage conversion result ready bit.
If the voltage channel ADC is enabled, this bit is set by hardware as soon as a valid voltage conversion result is written in the
voltage data register (ADC1DAT MMR). It is also set at the end of a calibration.
This bit is cleared when user code reads either ADC1DAT or ADC0DAT.
Current conversion result ready bit.
If the current channel ADC is enabled, this bit is set by hardware as soon as a valid current conversion result is written in the
current data register (ADC0DAT MMR). It is also set at the end of a calibration.
This bit is cleared when user code reads ADC0DAT.
Rev. B | Page 33 of 92
and then ADC0DAT MMR. New ADC conversion results are
not written to the ADCxDAT MMRs unless the respective ADC
result ready bits are first cleared. The only exception to this rule
is when the ARM core is powered down and the ADC subsystem
is active. In this mode, ADCxDAT registers always contain the
most recent ADC conversion result even though the ready bits
have not been cleared.
ADC Status Register
Name:
Address:
Default Value:
Access:
Function:
ADCSTA
0x0000
Read only
This read-only register holds general status
information related to the mode of operation
or current status of the ADCs.
0xFFFF0500
ADuC7039