ADUC7039BCP6Z-RL Analog Devices Inc, ADUC7039BCP6Z-RL Datasheet - Page 85

• Manufacturer Part Number: ADUC7039BCP6Z-RL
• Description: Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7039BCP6Z-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI
• Peripherals: POR, Temp Sensor, WDT
• Number Of I /o: 6
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 32-LFCSP
• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption

Table 61. LINCON MMR Bit Designations
Bits
15 to 13
12
11
10
9
8
7
6
5
4
3
2
1
0
Description
Reserved.
LIN bypass bit.
This bit is set to 1 by user code to take control of the LIN transceiver alone, for LIN conformance test.
This bit is cleared to 0 by user code to operate in normal mode.
LIN enable bit.
This bit is set to 1 by user code to enable the LIN interface.
This bit is cleared to 0 by user code to disable the LIN interface or to reset the interface.
UART enable bit.
This bit is set by user code to allow transmission without receiving the frame header, for test purposes.
This bit is cleared by user code for normal mode operation.
Timing of sync symbol, Bit 0 (not require in a single slave system).
Ensure that if a second break is transmitted it is recognized as such and not timed as part of the sync symbol. If the start
symbol is more than the number of clock ticks dictated by this bit, the device assumes it is now receiving a break and continues
to count the low cycle to see if the break meets the minimum time required for a break as defined in the LINBK MMR.
Set by the user. The first bit of the sync symbol must be less than 750 core clocks (73 μs).
This bit is cleared by the user to disable this functionality.
Send checksum.
This bit is set by the user to transmit the checksum automatically. This bit must be set after the last data byte to transmit what
is written in LINDAT and after the transmit ready bit is set.
This bit is cleared automatically by hardware when the checksum is sent.
Checksum calculation.
This bit is set by the user to calculate automatically a classic checksum (PID excluded).
This bit is cleared by the user to calculate an enhanced checksum (PID included).
Modifying the value of this bit during communication, for example after receiving a PID, resets the checksum.
Collision detect and transmit complete interrupt mask.
This bit is set by the user to disable the collision detect and transmit complete interrupt.
This bit is cleared by the user to enable the collision detect and transmit complete interrupt.
When the interrupt is enabled, all occurrences of collision detected causes an interrupt to occur and the collision status bit to
be asserted, regardless of the state of the transmit finished bit. When masking is enabled, once the transmit is finished,
asserted occurrences of collision detected are masked and do not cause an interrupt to occur or the collision detected status
bit to be set. Even if this masking bit has been set by the user if transmit finished has not been asserted by the device, collisions
cause an interrupt to occur and the collision detected status bit to be set.
Negative edge maximum error interrupt mask.
This bit is set by the user to disable the negative edge maximum error interrupt.
This bit is cleared by the user to enable the negative edge maximum error interrupt. An interrupt is generated if the negative
edge counter counts more than 57 edges in a frame.
Collision detect interrupt mask.
This bit is set by the user to disable the collision detect interrupt.
This bit is cleared by the user to enable the collision detect interrupt.
Break received interrupt mask.
This bit is set by the user to disable the break symbol receive interrupt.
This bit is cleared by the user to enable the break symbol receive interrupt.
Transmit complete interrupt mask.
This bit is set by the user to disable the transmit complete interrupt.
This bit is cleared by the user to enable the transmit complete interrupt.
Transmit ready interrupt mask.
This bit is set by the user to disable the transmit ready interrupt. Set automatically when LINCON[8] is set.
This bit is cleared by the user to enable the transmit ready interrupt.
Receive/transmit mode.
This bit is set by user code to transmit data bytes after decoding the PID.
This bit is cleared automatically when a break symbol is received.
Rev. B | Page 85 of 92
ADuC7039