IPTR-C2H-NIOS Altera, IPTR-C2H-NIOS Datasheet - Page 28
IPTR-C2H-NIOS
Manufacturer Part Number
IPTR-C2H-NIOS
Description
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer
Altera
Datasheet
1.IPT-C2H-NIOS.pdf
(138 pages)
Specifications of IPTR-C2H-NIOS
Software Application
IP CORE, NIOS Processor And Functions
Core Architecture
Nios II
Features
ANSI C Compliance, Straightforward C-to-Hardware Mapping, Reporting Of Generated Results
Core Sub-architecture
Cyclone
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 28 of 138
- Download datasheet (911Kb)
Tutorial
2–6
Nios II C2H Compiler User Guide
2.
3.
4.
5.
Create the Software Project
To set up the software project for the tutorial, perform the following steps.
1.
2.
Set up the hardware project directory
a.
b.
Start the Quartus II software.
Open the Quartus II project standard.qpf located in the
c2h_tutorial_hw directory.
The Quartus II software might give a warning "Do you want to
overwrite the database ... created by Quartus II Version <version>...
The database format is compatible..." if the project was created with
an earlier version of the software. If so, click Yes to update the
database.
Configure the FPGA on the Nios development board.
a.
b.
c.
1
Start the Nios II IDE.
If the Workspace Launcher dialog box appears, click OK to accept
the default workspace.
Using a file management tool on the host computer, locate the
standard hardware example design for your Nios development
board. For example, on a Windows PC, use Windows Explorer
to find the Verilog HDL design files for the Nios development
board, Cyclone
examples/verilog/ niosII_cycloneII_2c35/standard.
Copy the standard directory and name the copied directory
c2h_tutorial_hw. This new directory serves as the hardware
design for the tutorial.
On the Tools menu click Programmer. The Programmer
appears, with the SRAM object file standard.sof automatically
ready to download to the FPGA.
Turn on the Program/Configure check box for standard.sof.
Click Start. The programmer downloads the configuration data
to the FPGA.
If Start is not enabled, click Hardware Setup to configure
your JTAG download cable.
9.1
®
II Edition at <Nios II EDS install path>/
Altera Corporation
November 2009
Related parts for IPTR-C2H-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
DSP BUILDER SOFTWARE
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: