IPTR-C2H-NIOS Altera, IPTR-C2H-NIOS Datasheet - Page 105
IPTR-C2H-NIOS
Manufacturer Part Number
IPTR-C2H-NIOS
Description
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer
Altera
Datasheet
1.IPT-C2H-NIOS.pdf
(138 pages)
Specifications of IPTR-C2H-NIOS
Software Application
IP CORE, NIOS Processor And Functions
Core Architecture
Nios II
Features
ANSI C Compliance, Straightforward C-to-Hardware Mapping, Reporting Of Generated Results
Core Sub-architecture
Cyclone
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 105 of 138
- Download datasheet (911Kb)
Altera Corporation
November 2009
Loop Latency
As mentioned in
latency is a fixed time overhead, incurred each time the accelerator enters
the loop. The loop latency is the number of states needed to set up
conditions for efficient loop iteration.
1
Cycles Per Loop Iteration (CPLI)
The CPLI is a measure of the data throughput of a loop. This section lists
the critical loop variable and the assignments in the critical path. The
critical loop variable represents the most significant contribution to the
CPLI value of a loop. In
The critical path represents the longest data dependency in the loop. The
CPLI value quantifies the length of the critical path. You can use this
section to help you understand the scheduling and optimize the
algorithm to reduce the CPLI. The assignments shown in this section
contain not only the critical path variable but also all other assignments
that take place on the same states as the critical path variable.
The concept of the critical path might appear confusing at first. However,
if you have a good understanding of the algorithm, it is not difficult to
find the critical path.
Figure 4–4
path is identified by its starting and ending states. In
will see, the critical path turns out to be states 6 through 11. The report
identifies this path as 6--->11.
Nios II C2H Compiler User Guide
It is important to remember that if the accelerator re-enters the
loop multiple times, it incurs the loop latency each time.
shows the CPLI report for
Chapter 3, C-to-Hardware Mapping
9.1
Example
4–2, the critical loop variable is crc.
Example
Understanding the C2H View
4–2. In the CPLI report, a
Example
Reference, the loop
4–2, as we
4–11
Related parts for IPTR-C2H-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
DSP BUILDER SOFTWARE
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: