IPTR-C2H-NIOS Altera, IPTR-C2H-NIOS Datasheet - Page 116
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IPTR-C2H-NIOS
Manufacturer Part Number
IPTR-C2H-NIOS
Description
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer
Altera
Datasheet
1.IPT-C2H-NIOS.pdf
(138 pages)
Specifications of IPTR-C2H-NIOS
Software Application
IP CORE, NIOS Processor And Functions
Core Architecture
Nios II
Features
ANSI C Compliance, Straightforward C-to-Hardware Mapping, Reporting Of Generated Results
Core Sub-architecture
Cyclone
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 116 of 138
- Download datasheet (911Kb)
C2H Performance Metrics
Example 5–1. nios2-c2h-generate-makefile command line
nios2-c2h-generate-makefile \
C2H
Performance
Metrics
5–2
Nios II C2H Compiler User Guide
--analyze_only
--use_existing_accelerators
Table 5–1. nios2-c2h-generate-makefile Command Line Arguments (Part 2 of 2)
--sopcinfo=../../NiosII_stratix_1s40_standard.sopcinfo \
--app_dir=./ \
--accelerator=doDMA,DMA.c \
--accelerator=analyze,../../../finite.c,1,0 \
--use_existing_accelerators
f
Argument Name
Example 5–1
line.
For more detail about nios2-c2h-generate-makefile, refer to the
Software Build Tools Reference
Handbook
1
The C2H Compiler produces a detailed report during software
compilation. This report shows hardware structure, resource usage, and
throughput. Using the build report you can view the resource usage and
scheduling information for each accelerated function.
f
You must use the --c2h flag when calling
nios2-app-generate-makefile in order to make your application
with C2H. This flag causes the static C2H make rules to be
included in your application makefile. These rules in turn
include the c2h.mk fragment generated by this command.
.
shows a typical nios2-c2h-generate-makefile command
For more information about nios2-app-generate-makefile,
refer to the
the
Nios II Software Developer’s
9.1
Disables hardware generation, SOPC Builder system
generation, and Quartus II compilation for all
accelerators in the application. Building the project with
this option only updates the report files. Defaults to 0.
Disables all hardware generation steps. The build
behaves as if c2h.mk did not exist, with the exception
of possible accelerator linking as specified in the
--accelerator
Nios II Software Build Tools Reference
chapter of the
option. Defaults to 0.
Nios II Software Developer’s
Meaning
Handbook.
Altera Corporation
November 2009
chapter of
Nios II
Related parts for IPTR-C2H-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPTR-DSPBUILDER](/photos/39/51/395153/4696159_tmb.jpg)
Part Number:
Description:
DSP BUILDER SOFTWARE
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: