IPTR-C2H-NIOS Altera, IPTR-C2H-NIOS Datasheet - Page 102
IPTR-C2H-NIOS
Manufacturer Part Number
IPTR-C2H-NIOS
Description
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer
Altera
Datasheet
1.IPT-C2H-NIOS.pdf
(138 pages)
Specifications of IPTR-C2H-NIOS
Software Application
IP CORE, NIOS Processor And Functions
Core Architecture
Nios II
Features
ANSI C Compliance, Straightforward C-to-Hardware Mapping, Reporting Of Generated Results
Core Sub-architecture
Cyclone
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 102 of 138
- Download datasheet (911Kb)
Resources
4–8
Nios II C2H Compiler User Guide
f
or a write. However, when an Avalon-MM master port is shared among
two or more dereference statements, it might need to support both
directions.
In
Compiler to create a single, shared Avalon-MM master port called
Master Resource 0. If the connection pragmas were omitted from the
example software, all dereference operations would have resulted in a
single Avalon-MM master port resource connecting to all Avalon-MM
memory slave ports.
For more information about connection pragmas, refer to “Optimizing
Memory Connections” in the
chapter of the Embedded Design Handbook.
Mathematical Operator Resources
As mentioned in
types used in the C code determine the width of the logic which the C2H
Compiler generates. The resources section of the C2H build report shows
the width of all the resources listed. The resources section also shows the
degree of pipelining on each operator resource. This information helps
you understand the accelerator scheduling information shown in the
Performance section.
Figure 4–3
for mathematical operator resources in
Example 4–1 on page
illustrates the information presented in the C2H build report
Chapter 3, C-to-Hardware Mapping
9.1
4–5, the connection pragmas forced the C2H
Optimizing Nios II C2H Compiler Results
Example 4–1 on page
Reference, the data
Altera Corporation
November 2009
4–5.
Related parts for IPTR-C2H-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
DSP BUILDER SOFTWARE
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: