STM32W108B-SK STMicroelectronics, STM32W108B-SK Datasheet - Page 86

• Manufacturer Part Number: STM32W108B-SK
• Description: STARTER KIT FOR STM32W108
• Manufacturer: STMicroelectronics
• Series: STM32r
• Type: MCUr

Specifications of STM32W108B-SK

• Featured Product: STM32 Cortex-M3 Companion Products
• Contents: Board
• Silicon Manufacturer: ST Micro
• Core Architecture: ARM
• Core Sub-architecture: Cortex - M3
• Silicon Core Number: STM32
• Silicon Family Name: STM32W108xx
• Kit Contents: Board
• Features: IEEE
• Mfg Application Notes: STM32W108 Adjacent Channel Rejection Measurements
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: *
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Serial interfaces
9.6.2
9.6.3
86/209
A UART character frame contains, in sequence:
●
●
●
●
●
Figure 11
on the options chosen for the character frame, the length of a character frame ranges from 9
to 12 bit times.
Note that asynchronous serial data may have arbitrarily long idle periods between
characters. When idle, serial data (TXD or RXD) is held in the high state. Serial data
transitions to the low state in the start bit at the beginning of a character frame.
Figure 11. UART character frame format
FIFOs
Characters transmitted and received by the UART are buffered in the transmit and receive
FIFOs that are both 4 entries deep (see
SC1_DATA register, it is pushed onto the transmit FIFO. Similarly, when software reads from
the SC1_DATA register, the character returned is pulled from the receive FIFO. If the
transmit and receive DMA channels are used, the DMA channels also write to and read from
the transmit and receive FIFOs.
Figure 12. UART FIFOs
RTS/CTS flow control
RTS/CTS flow control, also called hardware flow control, uses two signals (nRTS and nCTS)
in addition to received and transmitted data (see
receiver to prevent buffer overflow, by signaling an external device when it is and is not
allowed to transmit.
TXD
RXD
The start bit
The least significant data bit
The remaining data bits
If parity is enabled, the parity bit
The stop bit, or bits, if 2 stop bits are selected.
or
RXD
shows the UART character frame format, with optional bits indicated. Depending
Idle time
Receive Shift Register
SC1_DATA (read)
Start
Bit
Data
Bit 0
Data
Bit 1
Doc ID 16252 Rev 8
Parity/Frame Errors
SC1_UARTSTAT
Data
Bit 2
UART Character Frame Format
(optional sections are in italics )
Data
Bit 3
Figure
Data
Bit 4
12). When software writes a character to the
Figure
Data
Bit 5
Transmit Shift Register
Data
Bit 6
SC1_DATA (write)
13). Flow control is used by a data
STM32W108CB, STM32W108HB
Data
Bit 7
Parity
Bit
Stop
Bit
TXD
Channel Access
Stop
CPU and DMA
Bit
IdleTime
Start Bit
Next
or