SAF-XC164CS-32F40F BB-A Infineon Technologies, SAF-XC164CS-32F40F BB-A Datasheet

IC MCU 16BIT 256KB FLSH 100TQFP

SAF-XC164CS-32F40F BB-A

Manufacturer Part Number
SAF-XC164CS-32F40F BB-A
Description
IC MCU 16BIT 256KB FLSH 100TQFP
Manufacturer
Infineon Technologies
Series
XC16xr
Datasheet

Specifications of SAF-XC164CS-32F40F BB-A

Core Processor
C166SV2
Core Size
16-Bit
Speed
40MHz
Connectivity
CAN, EBI/EMI, SPI, UART/USART
Peripherals
PWM, WDT
Number Of I /o
79
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 2.7 V
Data Converters
A/D 14x8/10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LFQFP
Data Bus Width
16 bit
Data Ram Size
12 KB
Interface Type
2xASC, 2xSSC
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
79
Number Of Timers
11
Operating Supply Voltage
5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 14 Channel
Packages
PG-TQFP-100
Max Clock Frequency
40.0 MHz
Sram (incl. Cache)
12.0 KByte
Can Nodes
2
A / D Input Lines (incl. Fadc)
14
Program Memory
256.0 KByte
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details
Data Sheet, V1.1, Aug. 2006
XC164CS-32F/32R
1 6 - B i t S i n g l e - C h i p M i c r o c o n t r o l l e r
w i t h C 1 6 6 S V 2 C o r e
M i c r o c o n t r o l l e r s

Related parts for SAF-XC164CS-32F40F BB-A

SAF-XC164CS-32F40F BB-A Summary of contents

Page 1

XC164CS-32F/32R ...

Page 2

... Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body support and/or maintain and sustain and/or protect human life ...

Page 3

XC164CS-32F/32R ...

Page 4

XC164CS Revision History: V1.1, 2006-08 Previous Version(s): V1.0, 2005-06 (XC164-32F) Page Subjects (major changes since last revision) 6 New derivatives added. 51 Footnote at XTAL1 input pin. 55 Footnote on leakage of P3.15 added. 76 Green Package added. 75 Thermal ...

Page 5

Table of Contents 1 Summary of Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 6

Single-Chip Microcontroller with C166SV2 Core XC166 Family 1 Summary of Features • High Performance 16-bit CPU with 5-Stage Pipeline – Instruction Cycle Time at 40 MHz CPU Clock (Single-Cycle Execution) – 1-Cycle Multiplication (16 × 16 bit), ...

Page 7

Mbytes External Address Space for Code and Data – Programmable External Bus Characteristics for Different Address Ranges – Multiplexed or Demultiplexed External Address/Data Buses – Selectable Address Bus Width – 16-Bit or 8-Bit Data Bus Width ...

Page 8

... SAF-XC164CS-32F20F ROM Devices SAK-XC164CS-32R40F SAK-XC164CS-32R20F SAF-XC164CS-32R40F SAF-XC164CS-32R20F 1) This Data Sheet is valid for devices starting with and including design step BA. 2) The Flash speed grading indicates the access time to the on-chip Flash module. According to this access time Flash waitstates must be selected (bitfield WSFLASH in register IMBCTRL) according to the intended operating frequency. For more details, please refer to Grade A devices are identified by “ ...

Page 9

General Device Information 2.1 Introduction The XC164CS derivatives are high-performance members of the Infineon XC166 Family of full featured single-chip CMOS microcontrollers. These devices extend the functionality and performance of the C166 Family in terms of instructions (MAC unit), ...

Page 10

Pin Configuration and Definition The pins of the XC164CS are described in detail in functions. Figure 2 summarizes all pins in a condensed way, showing their location on the 4 sides of the package. E*) and C*) mark pins ...

Page 11

... XC164CS. A spike filter suppresses input pulses < 10 ns. Input pulses > 100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 CPU clock cycles. Note: The reset duration must be sufficient to let the hardware configuration signals settle ...

Page 12

Table 2 Pin Definitions and Functions (cont’d) Sym- Pin Input bol Num. Outp P9 P9 P9 P9 P9.4 14 I/O P9.5 15 ...

Page 13

Table 2 Pin Definitions and Functions (cont’d) Sym- Pin Input bol Num. Outp. TRST ...

Page 14

Table 2 Pin Definitions and Functions (cont’d) Sym- Pin Input bol Num. Outp ...

Page 15

Table 2 Pin Definitions and Functions (cont’d) Sym- Pin Input bol Num. Outp. P20 IO P20 P20 P20 P20 P20. Data Sheet Function Port 5-bit bidirectional I/O ...

Page 16

Table 2 Pin Definitions and Functions (cont’d) Sym- Pin Input bol Num. Outp. PORT0 IO P0L P0L.7 P0H P0H.3 P0H P0H.7 PORT1 IO P1L.0 79 I/O P1L.1 80 ...

Page 17

Table 2 Pin Definitions and Functions (cont’d) Sym- Pin Input bol Num. Outp. PORT1 IO (cont’d) P1H I/O P1H I/O P1H I/O P1H I P1H.4 93 I/O ...

Page 18

Table 2 Pin Definitions and Functions (cont’d) Sym- Pin Input bol Num. Outp. V 35, 97 – DDI V 9, 17, – DDP 38, 61 34, 98 – SSI V 8, 16, – SSP 37, 62 ...

Page 19

Functional Description The architecture of the XC164CS combines advantages of RISC, CISC, and DSP processors with an advanced peripheral subsystem in a very well-balanced way. In addition, the on-chip memory blocks allow the design of compact systems-on-silicon with maximum ...

Page 20

Memory Subsystem and Organization The memory space of the XC164CS is configured in a Von Neumann architecture, which means that all internal and external resources, such as code memory, data memory, registers and I/O ports, are organized within the ...

Page 21

RH7) so-called General Purpose Registers (GPRs). The upper 256 bytes of the DPRAM are directly bitaddressable. When used by a GPR, any location in the DPRAM is bitaddressable. 1024 bytes (2 × 512 bytes) of the address space are reserved ...

Page 22

Several pipeline optimizations are not active within the external IO area. This is necessary to control external peripherals properly. 3.2 External Bus Controller All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). ...

Page 23

Central Processing Unit (CPU) The main core of the CPU consists of a 5-stage execution pipeline with a 2-stage instruction-fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three ...

Page 24

Also multiplication and most MAC instructions execute in one single cycle. All multiple-cycle instructions have been optimized so that ...

Page 25

Interrupt System With an interrupt response time of typically 8 CPU clocks (in case of internal program execution), the XC164CS is capable of reacting very fast to the occurrence of non- deterministic events. The architecture of the XC164CS supports ...

Page 26

Table 4 XC164CS Interrupt Nodes Source of Interrupt or PEC Service Request CAPCOM Register 0 CAPCOM Register 1 CAPCOM Register 2 CAPCOM Register 3 CAPCOM Register 4 CAPCOM Register 5 CAPCOM Register 6 CAPCOM Register 7 CAPCOM Register 8 CAPCOM ...

Page 27

Table 4 XC164CS Interrupt Nodes (cont’d) Source of Interrupt or PEC Service Request CAPCOM Register 29 CAPCOM Register 30 CAPCOM Register 31 CAPCOM Timer 0 CAPCOM Timer 1 CAPCOM Timer 7 CAPCOM Timer 8 GPT1 Timer 2 GPT1 Timer 3 ...

Page 28

Table 4 XC164CS Interrupt Nodes (cont’d) Source of Interrupt or PEC Service Request CAPCOM6 Timer T12 CAPCOM6 Timer T13 CAPCOM6 Emergency CAPCOM6 SSC1 Transmit SSC1 Receive SSC1 Error CAN0 CAN1 CAN2 CAN3 CAN4 CAN5 CAN6 CAN7 RTC Unassigned node Unassigned ...

Page 29

The XC164CS also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called ‘Hardware Traps’. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to ...

Page 30

On-Chip Debug Support (OCDS) The On-Chip Debug Support system provides a broad range of debug and emulation features built into the XC164CS. The user software running on the XC164CS can thus be debugged within the target system environment. The ...

Page 31

Capture/Compare Units (CAPCOM1/2) The CAPCOM units support generation and control of timing sequences channels with a maximum resolution of 1 system clock cycle (8 cycles in staggered mode). The CAPCOM units are typically used to ...

Page 32

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched (‘captured’) into the capture/compare register in response to an external event at the port pin which is associated with this ...

Page 33

CC T0IN/T7IN T6OUF CCxIO CCxIO CCxIO f CC T6OUF CAPCOM1 provides channels … 15, CAPCOM2 provides channels … 31. (see signals CCxIO and CCxIRQ) Figure 5 CAPCOM1/2 Unit Block Diagram Data Sheet Reload ...

Page 34

The Capture/Compare Unit CAPCOM6 The CAPCOM6 unit supports generation and control of timing sequences three 16-bit capture/compare channels plus one independent 10-bit compare channel. In compare mode the CAPCOM6 unit provides two output signals per channel ...

Page 35

General Purpose Timer (GPT12E) Unit The GPT12E unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, ...

Page 36

T3CON.BPS1 GPT T2IN T2 Mode Control T2EUD T3 T3IN Mode Control T3EUD T4IN T4 Mode Control T4EUD Figure 7 Block Diagram of GPT1 With its maximum resolution of 2 system clock cycles, the GPT2 module provides ...

Page 37

Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, ...

Page 38

T6CON.BPS2 GPT T5 T5IN Mode Control CAPIN CAPREL Mode Control T3IN/ T3EUD T6 Mode Control T6IN Figure 8 Block Diagram of GPT2 Data Sheet Basic Clock GPT2 Timer T5 U/D Clear Capture GPT2 CAPREL Reload Clear ...

Page 39

Real Time Clock The Real Time Clock (RTC) module of the XC164CS is directly clocked via a separate clock driver with the prescaled on-chip main oscillator frequency ( therefore independent from the selected clock generation mode of the XC164CS. ...

Page 40

The RTC module can be used for different purposes: • System clock to determine the current time and date, optionally during idle mode, sleep mode, and power down mode • Cyclic time based interrupt, to provide a system time tick ...

Page 41

A/D Converter For analog signal measurement, a 10-bit A/D converter with 14 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) ...

Page 42

Asynchronous/Synchronous Serial Interfaces (ASC0/ASC1) The Asynchronous/Synchronous Serial Interfaces ASC0/ASC1 (USARTs) provide serial communication with other microcontrollers, processors, terminals or external peripheral components. They are upward compatible with the serial ports of the Infineon 8-bit microcontroller families and support full-duplex ...

Page 43

High Speed Synchronous Serial Channels (SSC0/SSC1) The High Speed Synchronous Serial Channels SSC0/SSC1 support full-duplex and half- duplex synchronous communication. It may be configured so it interfaces with serially linked peripheral components, full SPI functionality is supported. A dedicated ...

Page 44

TwinCAN Module The integrated TwinCAN module handles the completely autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part B (active), i.e. the on-chip TwinCAN module can receive and transmit standard frames with 11-bit ...

Page 45

Summary of Features • CAN functionality according to CAN specification V2.0 B active • Data transfer rate Mbit/s • Flexible and powerful message transfer control and error handling capabilities • Full-CAN functionality and Basic CAN functionality for ...

Page 46

... Watchdog Timer The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time. The Watchdog Timer is always enabled after a reset of the chip, and can be disabled until the EINIT instruction has been executed (compatible mode can be disabled and enabled at any time by executing instructions DISWDT and ENWDT (enhanced mode). Thus, the chip’ ...

Page 47

Clock Generation The Clock Generation Unit uses a programmable on-chip PLL with multiple prescalers to generate the clock signals for the XC164CS with high flexibility. The master clock is the reference clock signal, and is used for TwinCAN and ...

Page 48

Table 7 Summary of the XC164CS’s Parallel Ports Port Control PORT0 Pad drivers PORT1 Pad drivers Port 3 Pad drivers, Open drain, Input threshold Port 4 Pad drivers, Open drain, Input threshold Port 5 – Port 9 Pad drivers, Open ...

Page 49

Power Management The XC164CS provides several means to control the power it consumes either at a given time or averaged over a certain timespan. Three mechanisms can be used (partly in parallel): • Power Saving Modes switch the XC164CS ...

Page 50

Instruction Set Summary Table 8 lists the instructions of the XC164CS in a condensed way. The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and ...

Page 51

Table 8 Instruction Set Summary (cont’d) Mnemonic Description ROL/ROR Rotate left/right direct word GPR ASHR Arithmetic (sign bit) shift right direct word GPR MOV(B) Move word (byte) data MOVBS/Z Move byte operand to word op. with sign/zero extension JMPA/I/R Jump ...

Page 52

Table 8 Instruction Set Summary (cont’d) Mnemonic Description NOP Null operation CoMUL/CoMAC Multiply (and accumulate) CoADD/CoSUB Add/Subtract Co(A)SHR (Arithmetic) Shift right CoSHL Shift left CoLOAD/STORE Load accumulator/Store MAC register CoCMP Compare CoMAX/MIN Maximum/Minimum CoABS/CoRND Absolute value/Round accumulator CoMOV Data move ...

Page 53

Electrical Parameters 4.1 General Parameters Table 9 Absolute Maximum Ratings Parameter Storage temperature Junction temperature V Voltage on pins with DDI V respect to ground ( ) SS V Voltage on pins with DDP V respect to ground ( ...

Page 54

... Active mode 1)2) = CPU CPUmax 2)3) V Active mode DDP DDI V Reference voltage 5)6) mA Per IO pin mA Per analog input 5)6) pin -4 I – > – < – > – < Pin drivers in 8) default mode °C SAB-XC164… °C SAF-XC164… °C SAK-XC164… V1.1, 2006-08 ...

Page 55

Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range: input overload currents on all pins may not exceed 50 mA. The supply voltages must remain within the specified ...

Page 56

DC Parameters Table 11 DC Characteristics (Operating Conditions apply) Parameter Symbol V Input low voltage TTL (all except XTAL1) V Input low voltage 2) XTAL1 V Input low voltage (Special Threshold) V Input high voltage TTL (all except XTAL1) ...

Page 57

Table 11 DC Characteristics (Operating Conditions apply) Parameter Symbol I Level inactive hold 13) current I Level active hold 13) current I XTAL1 input current 14) C Pin capacitance (digital inputs/outputs) 1) Keeping signal levels within the limits specified in ...

Page 58

Table 12 Current Limits for Port Output Drivers Port Output Driver Maximum Output Current I Mode ( Strong driver 10 mA Medium driver 4.0 mA Weak driver 0 output current above | I OXnom For any group ...

Page 59

All inputs (including pins configured as inputs 0 pins configured as outputs) disconnected. This parameter is tested at 25 °C and is valid for 7) This parameter is determined mainly by the ...

Page 60

I [mA] 140 120 100 Figure 11 Supply/Idle Current as a Function of Operating Frequency Data Sheet XC164-32 Derivatives Electrical Parameters I DDImax I DDItyp I IDXmax I IDXtyp 40 f [MHz] ...

Page 61

I [mA] 3.0 2.0 1.0 0.1 4 Figure 12 Sleep and Power Down Supply Current due to RTC and Oscillator Running Function of Oscillator Frequency I PDL [mA] 1.5 1.0 0.5 -50 0 Figure 13 Sleep and Power ...

Page 62

Analog/Digital Converter Parameters Table 14 A/D Converter Characteristics (Operating Conditions apply) Parameter Analog reference supply Analog reference ground Analog input voltage range Basic clock frequency Conversion time for 10-bit 4) result Conversion time for 8-bit 4) result Calibration time ...

Page 63

The limit values for must not be exceeded when selecting the peripheral frequency and the ADCTC setting This parameter includes the sample time result register with the conversion result ( t Values for the basic clock ...

Page 64

Sample time and conversion time of the XC164CS’s A/D Converter are programmable. In compatibility mode, the above timing can be calculated using f The limit values for must not be exceeded when selecting ADCTC. BC Table 15 A/D Converter Computation ...

Page 65

AC Parameters 4.4.1 Definition of Internal Timing The internal operation of the XC164CS is controlled by the internal master clock The master clock signal different mechanisms. The duration of master clock periods (TCMs) and their variation (and also the ...

Page 66

CPU and EBC are clocked with the CPU clock signal same frequency as the master clock ( f f two This factor is selected by bit CPSYS in register SYSCON1. CPU MC The specification of the external ...

Page 67

PLL jitter is negligible. The value of the accumulated PLL jitter depends on the number of consecutive VCO output cycles within the respective timeframe. The VCO output clock is ...

Page 68

Table 16 VCO Bands for PLL Operation PLLCON.PLLVB VCO Frequency Range 00 100 … 150 MHz 01 150 … 200 MHz 10 200 … 250 MHz 11 Reserved 1) Not subject to production test - verified by design/characterization. Data Sheet ...

Page 69

On-chip Flash Operation The XC164CS’s Flash module delivers data within a fixed access time (see Accesses to the Flash module are controlled by the PMI and take clock cycles, where WS is the number of Flash ...

Page 70

External Clock Drive XTAL1 Table 19 External Clock Drive Characteristics (Operating Conditions apply) Parameter Oscillator period 2) High time 2) Low time 2) Rise time 2) Fall time 1) The maximum limit is only relevant for PLL operation to ...

Page 71

Testing Waveforms Output delay Hold time 2.0 V 0.8 V 0.45 V Output timings refer to the rising edge of CLKOUT. Input timings are calculated from the time, when the input signal reaches respectively. IH ...

Page 72

External Bus Timing Table 20 CLKOUT Reference Signal Parameter CLKOUT cycle time CLKOUT high time CLKOUT low time CLKOUT rise time CLKOUT fall time 1) The CLKOUT cycle time is influenced by the PLL jitter (given values apply to ...

Page 73

Variable Memory Cycles External bus cycles of the XC164CS are executed in five subsequent cycle phases (AB F). The duration of each cycle phase is programmable (via the TCONCSx registers) to adapt the external bus cycles to ...

Page 74

External Bus Cycle Timing (Operating Conditions apply) Table 22 Parameter Output valid delay for: RD, WR(L/H) Output valid delay for: BHE, ALE Output valid delay for: A23 … A16, A15 … A0 (on PORT1) Output valid delay for: A15 … ...

Page 75

CLKOUT tc 11 ALE tc 11 A23-A16, BHE, CSx RD WR(L/H) tc AD15-AD0 (read) tc AD15-AD0 (write) Figure 21 Multiplexed Bus Cycle Data Sheet High Address ...

Page 76

CLKOUT tc 11 ALE tc 11 A23-A0, BHE, CSx RD WR(L/H) D15-D0 (read) D15-D0 (write) Figure 22 Demultiplexed Bus Cycle Data Sheet Address XC164-32 ...

Page 77

Package and Reliability 5.1 Packaging Table 23 Package Parameters Parameter Green Package PG-TQFP-100-5 Thermal resistance junction to case Thermal resistance junction to leads Standard Package P-TQFP-100-16 Thermal resistance junction to case Thermal resistance junction to leads Data Sheet Symbol ...

Page 78

Package Outlines 0 0 0.22 ±0.05 0. 100 1 Index Marking 1) Does not include plastic or metal protrusion of 0.25 max. per side Figure 23 PG-TQFP-100-5 (Plastic Green Thin Quad ...

Page 79

A 100 1 Index Marking 1) Does not include plastic or metal protrusion of 0.25 max. per side 2) Does not include dambar protrusion of 0.08 max. per side at max. ...

Page 80

Flash Memory Parameters The data retention time of the XC164CS’s Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed. Table 24 ...

Page 81

... Published by Infineon Technologies AG ...

Related keywords