UPD70F3714GC-8BS-A Renesas Electronics America, UPD70F3714GC-8BS-A Datasheet - Page 411

• Manufacturer Part Number: UPD70F3714GC-8BS-A
• Description: MCU 32BIT V850ES/LX2 64-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Ix2r

Specifications of UPD70F3714GC-8BS-A

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CSI, UART/USART
• Peripherals: LVD, PWM, WDT
• Number Of I /o: 39
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

INTTQ1CC0
CCR0 buffer
CCR1 buffer
INTTQ1OV
The transfer timing is generated when the crest interrupt occurs, the cycle of counting up and counting down
changes, and an asymmetrical triangular wave is output.
Remarks 1. This is an example of the operation when the TQ1OPT1.TQ1ICE bit = 1, TQ1OPT1.TQ1IOE bit =
TQ1CCR0
TQ1CCR1
pin output
TOQ1T1
Transfer
counter
register
register
register
register
(b) Rewriting TQ1CCR0 register
signal
timing
signal
16-bit
When rewriting the TQ1CCR0 register in the intermittent batch mode, the output waveform differs
depending on where the occurrence of the crest or valley interrupt is specified by the interrupt culling
setting. The following figure illustrates the change of the output waveform when interrupts are culled.
2.
L
0000H
0000H
0, TQ1OPT1.TQ1ID4 to TQ1OPT1.TQ1ID0 bits = 00001.
: Culled interrupt
Figure 9-32. Rewriting TQ1CCR0 Register (When Crest Interrupt Is Set)
M
i
i
CHAPTER 9 MOTOR CONTROL FUNCTION
User’s Manual U17716EJ2V0UD
M
i
i
i
N
k
M
N + 1
k
k
N
k
k
k
409