UPD78F9221CS-CAC-A Renesas Electronics America, UPD78F9221CS-CAC-A Datasheet - Page 162

no-image

UPD78F9221CS-CAC-A

Manufacturer Part Number
UPD78F9221CS-CAC-A
Description
MCU 8BIT 2KB FLASH 20PIN
Manufacturer
Renesas Electronics America
Series
78K0S/Kx1+r
Datasheet

Specifications of UPD78F9221CS-CAC-A

Core Processor
78K0S
Core Size
8-Bit
Speed
10MHz
Connectivity
LIN, UART/USART
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
15
Program Memory Size
2KB (2K x 8)
Program Memory Type
FLASH
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
(2) When the watchdog timer operation clock is the low-speed internal oscillation clock (f
160
Watchdog timer
CPU operation
instruction is executed
When the STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is
released, operation stops for 34 s (TYP.) and then counting is started again using the operation clock before the
operation was stopped. At this time, the counter is not cleared to 0 but holds its value.
Figure 9-7. Operation in STOP Mode (WDT Operation Clock: Low-Speed Internal Oscillation Clock)
Note The operation stop time is 17 s (MIN.), 34 s (TYP.), and 67 s (MAX.).
Watchdog timer
CPU operation
f
CPU
f
RL
Operating
operation
Normal
<2> CPU clock: High-speed internal oscillation clock or external clock input
f
CPU
f
RL
Operating
operation
Normal
STOP
Oscillation stopped
Operation stopped
<1> CPU clock: Crystal/ceramic oscillation clock
STOP
CHAPTER 9 WATCHDOG TIMER
stopped
Operation
Oscillation stopped
Operation stopped
User’s Manual U16898EJ6V0UD
Note
stopped
Operation
Oscillation stabilization time
Oscillation stabilization time
(set by OSTS register)
Note
Operating
Normal operation
Operating
Normal operation
RL
) when the STOP

Related parts for UPD78F9221CS-CAC-A