HD64F3048F16 Renesas Electronics America, HD64F3048F16 Datasheet - Page 260

IC H8 MCU FLASH 128K 100QFP

HD64F3048F16

Manufacturer Part Number
HD64F3048F16
Description
IC H8 MCU FLASH 128K 100QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheets

Specifications of HD64F3048F16

Core Processor
H8/300H
Core Size
16-Bit
Speed
8MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, PWM, WDT
Number Of I /o
70
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Package
100PQFP
Family Name
H8
Maximum Speed
16 MHz
Operating Supply Voltage
5 V
Data Bus Width
16|32 Bit
Number Of Programmable I/os
70
Interface Type
SCI
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Number Of Timers
5
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3048F16
Manufacturer:
RENESAS
Quantity:
1
Part Number:
HD64F3048F16
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3048F16
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F3048F16
Manufacturer:
RENESAS
Quantity:
20 000
Part Number:
HD64F3048F16V
Manufacturer:
SIEMENS
Quantity:
200
Part Number:
HD64F3048F16V
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F3048F16V
Manufacturer:
RENESAS
Quantity:
3 477
Part Number:
HD64F3048F16V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 8 DMA Controller
Transfers can be requested (activated) by an external request or auto-request. An auto-requested
transfer is activated by the register settings alone. The designated number of transfers are executed
automatically. Either cycle-steal or burst mode can be selected. In cycle-steal mode the DMAC
releases the bus temporarily after each transfer. In burst mode the DMAC keeps the bus until the
transfers are completed, unless there is a bus request from a higher-priority bus master.
For the detailed settings see section 8.3.4, Data Transfer Control Registers (DTCR).
Rev. 3.00 Sep 27, 2006 page 232 of 872
REJ09B0325-0300
Address T
Address B
Legend:
L
L
N
T
B
T
B
A
B
A
A
B
B
= initial setting of MARA
= initial setting of MARB
= initial setting of ETCRA
= L
= L + SAIDE
= L
= L + DAIDE
A
A
B
B
A
A
( 1)
( 1)
SAID
DAID
(2
(2
Figure 8.8 Operation in Normal Mode
DTSZ
DTSZ
N
N
1)
1)
Transfer
Address T
Address B
B
B

Related parts for HD64F3048F16