R5F2121AJFP#U0 Renesas Electronics America, R5F2121AJFP#U0 Datasheet - Page 480

• Manufacturer Part Number: R5F2121AJFP#U0
• Description: MCU FLASH 96K 5K CMOS 48-LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/2x/21r

Specifications of R5F2121AJFP#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, Voltage Detect, WDT
• Number Of I /o: 41
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Ram Size: 5K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Rev.
0.20
REVISION HISTORY
Jun 28, 2006
Date
Page
109
112
113
117
118
119
120
139
140
76
77
78
82
83
84
86
90
96
98
10.4.1.3 Low-Speed On-Chip Oscillator Mode, on the 8th line;
10.4.2.2 Entering Wait Mode revised.
10.4.2.3 Pin Status in Wait Mode revised.
10.4.2.4 Exiting Wait Mode revised.
Table 10.3 Interrupts to Exit Wait Mode and Usage Conditions;
Figure 10.9 Time from Wait Mode to Interrupt Routine Execution added.
Figure 10.11 Procedure for Switching Clock Source from Low-Speed
On-Chip Oscillator to XIN Clock revised.
Figure 10.12 Example of Determining Interrupt Source for Oscillation
Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor
2 Interrupt revised.
10.6 Notes on Clock Generation Circuit revised.
Figure 12.1 Interrupts;
Table 12.2 Relocatable Vector Tables;
Table 12.5 IPL Value When Software or Special Interrupt Is
Acknowledged;
Figure 12.10 Priority Levels of Hardware Interrupts;
12.6 Notes on Interrupts;
Figure 13.1 Block Diagram of Watchdog Timer;
Figure 13.2 Registers OFS and WDC revised.
14. Timers;
Table 14.1 Functional Comparison of Timers;
14.1 Timer RA, the 5th line;
Figure 14.1 Block Diagram of Timer RA revised.
Figure 14.2 Registers TRACR and TRAIOC;
14.1.6 Notes on Timer RA;
14.2 Timer RB, on the 5th line;
Figure 14.17 Block Diagram of Timer RB revised.
R8C/20 Group, R8C/21 Group Hardware Manual
“In this mode, ~ consumption operation.” added.
CM02 = 1 of Timer RA Interrupt revised.
CM02 = 1 of Timer RD Interrupt revised.
Address break (2) added.
“A0RIC” → “S0RIC” corrected.
“Address break” added.
“Address break” added.
“12.6 Precautions on Interrupts” → “12.6 Notes on Interrupts” revised.
“(“L”) active”, “PM12: Bit in PM1 register” added.
“The count source for ~ counting and reloading” deleted.
Count source of Timer RD, “TRCIOA0” → “TRDIOA0” corrected.
“The count source for ~ counting and reloading” added.
The TRAIOC register revised.
“14.1.6 Precautions on Timer RA” → “14.1.6 Notes on Timer RA”
revised.
“The count source for timer RB ~ counting and reloading” added.
C - 4
Description
Summary