R5F2121AJFP#U0 Renesas Electronics America, R5F2121AJFP#U0 Datasheet - Page 227

• Manufacturer Part Number: R5F2121AJFP#U0
• Description: MCU FLASH 96K 5K CMOS 48-LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/2x/21r

Specifications of R5F2121AJFP#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, Voltage Detect, WDT
• Number Of I /o: 41
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Ram Size: 5K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/20 Group, R8C/21 Group
Rev.2.00 Aug 27, 2008
REJ09B0250-0200
Figure 14.71
Figure 14.72
Timer RD PWM Mode Output Level Control Register i (i = 0 or 1)
Timer RD Counter i (i = 0 or 1)
(b15)
b7
NOTE:
b7 b6 b5 b4
1.
Access the TRDi register in 16-bit units. Do not access it in 8-bit units.
b3 b2
Registers TRD0 to TRD1 in PWM Mode
Registers TRDPOCR0 to TRDPOCR1 in PWM Mode
b1 b0
(b8)
b0
b7
Count a count source. Count operation is incremented.
When an overflow occurs, the OVF bit in the TRDSRi register is set to 1.
TRDPOCR0
TRDPOCR1
Bit Symbol
(b7 - b3)
Symbol
POLB
POLC
POLD
Page 209 of 458
—
(1)
PWM mode output level control bit
B
PWM mode output level control bit
C
PWM mode output level control bit
D
Nothing is assigned. If necessary, set to 0.
When read, the content is 1.
b0
Symbol
TRD0
TRD1
Address
Bit Name
0145h
0155h
Function
0147h-0146h
0157h-0156h
0 : “L” active of TRDIOBi output level is
1 : “H” active of TRDIOBi output level is
0 : “L” active of TRDIOCi output level is
1 : “H” active of TRDIOCi output level is
0 : “L” active of TRDIODi output level is
1 : “H” active of TRDIODi output level is
Address
selected
selected
selected
selected
selected
selected
After Reset
11111000b
11111000b
Function
0000h to FFFFh
Setting Range
After Reset
0000h
0000h
14. Timers
RW
RW
RW
RW
RW
RW
—